RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 05:01:59 +01:00
Code Issues Projects Releases Wiki Activity

[mir-canon][NFC] Adding -verify-machineinstrs to mir-canon tests.

Browse Source 
In the review process for some of the refactoring of MIRCanonicalizationPass it
was noted that some of the tests didn't have verifier enabled. Enabling here.

llvm-svn: 371005
This commit is contained in:
Puyan Lotfi 2019-09-05 02:10:41 +00:00
parent 48aee1b7c2
commit bd20470384
2 changed files with 10 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/CodeGen/MIR/AArch64/mirCanonCopyCopyProp.mir
View File

@ -1,4 +1,4 @@
# RUN: llc -mtriple=arm64-apple-ios11.0.0 -o - -run-pass mir-canonicalizer %s | FileCheck %s
# RUN: llc -mtriple=arm64-apple-ios11.0.0 -o - -verify-machineinstrs -run-pass mir-canonicalizer %s | FileCheck %s
...
---
@ -40,8 +40,8 @@ body: |
%42:gpr32 = LDRWui %stack.0, 0 :: (dereferenceable load 8)
;CHECK: %namedVReg1352:gpr32 = LDRWui %stack.0, 0 :: (dereferenceable load 8)
;CHECK: $w0 = COPY %namedVReg1352
;CHECK: RET_ReallyLR implicit $w0
;CHECK-NEXT: $w0 = COPY %namedVReg1352
;CHECK-NEXT: RET_ReallyLR implicit $w0
%vreg1234:gpr32 = COPY %42
%vreg1235:gpr32 = COPY %vreg1234

13
test/CodeGen/MIR/AArch64/mirCanonIdempotent.mir
View File

@ -1,11 +1,12 @@
# RUN: llc -mtriple=arm64-apple-ios11.0.0 -o - -run-pass mir-canonicalizer %s | FileCheck %s
# RUN: llc -mtriple=arm64-apple-ios11.0.0 -o - -verify-machineinstrs -run-pass mir-canonicalizer %s | FileCheck %s
# These Idempotent instructions are sorted alphabetically (based on after the '=')
# CHECK: %namedVReg4352:gpr64 = MOVi64imm 4617315517961601024
# CHECK: %namedVReg4353:gpr32 = MOVi32imm 408
# CHECK: %namedVReg4354:gpr32 = MOVi32imm 408
# CHECK: %namedVReg4355:gpr64all = IMPLICIT_DEF
# CHECK: %namedVReg4356:fpr64 = FMOVDi 20
# CHECK: %namedVReg4357:fpr64 = FMOVDi 112
# CHECK-NEXT: %namedVReg4353:gpr32 = MOVi32imm 408
# CHECK-NEXT: %namedVReg4354:gpr32 = MOVi32imm 408
# CHECK-NEXT: %namedVReg4355:gpr64all = IMPLICIT_DEF
# CHECK-NEXT: %namedVReg4356:fpr64 = FMOVDi 20
# CHECK-NEXT: %namedVReg4357:fpr64 = FMOVDi 112
...
---
name: Proc8