RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00
Code Issues Projects Releases Wiki Activity

[ARM][MachineOutliner] Fix no-lr-save testcase.

Browse Source 
Now that saving LR into a register is handled, some register constraints
are needed to keep machine-outliner-no-lr-save.mir meaningful.
This commit is contained in:
Yvan Roux 2020-06-15 16:03:56 +02:00
parent 6090d8a44a
commit bd9277fece
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
test/CodeGen/ARM/machine-outliner-no-lr-save.mir
View File

@ -118,6 +118,7 @@ body: |
$r4 = t2MOVi 3, 14, $noreg, $noreg
tBL 14, $noreg, @foo
bb.2:
liveins: $lr, $r0, $r6, $r7, $r8, $r9, $r10, $r11
tBX_RET 14, $noreg
; CHECK-LABEL: name: OUTLINED_FUNCTION_0