RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 20:12:56 +02:00
Code Issues Projects Releases Wiki Activity

Put out* into the allocation order, allowing the register allocator to

Browse Source 
coallesce moves into outgoing args.

llvm-svn: 21249
This commit is contained in:
Chris Lattner 2005-04-12 15:12:51 +00:00
parent 37712352c0
commit be2dceff48
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/IA64/IA64RegisterInfo.td
View File

@ -249,14 +249,13 @@ def GR : RegisterClass<i64, 64,
r104, r105, r106, r107, r108, r109, r110, r111,
r112, r113, r114, r115, r116, r117, r118, r119,
r120, r121, r122, r123, r124, r125, r126, r127,
r0, r1, r2, r12, r13, r15, r22,
out0, out1, out2, out3,
out4, out5, out6, out7]> // these last 15 are special (look down)
out4, out5, out6, out7,
r0, r1, r2, r12, r13, r15, r22]> // these last 7 are special (look down)
{
let Methods = [{
iterator allocation_order_end(MachineFunction &MF) const {
int numReservedRegs=15; // the 15 special registers r0,r1,r2,r12,r13 etc
int numReservedRegs=7; // the 15 special registers r0,r1,r2,r12,r13 etc
// we also can't allocate registers for use as locals if they're
// already required as 'out' registers
numReservedRegs+=MF.getInfo<IA64FunctionInfo>()->outRegsUsed;