RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

misched: disable SSA check pending PR13112.

Browse Source 
llvm-svn: 158461
This commit is contained in:
Andrew Trick 2012-06-14 17:48:49 +00:00
parent bb6d2dc9da
commit bef78f6714
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/CodeGen/ScheduleDAGInstrs.cpp
View File

@ -413,8 +413,10 @@ void ScheduleDAGInstrs::addVRegDefDeps(SUnit *SU, unsigned OperIdx) {
// SSA defs do not have output/anti dependencies.
// The current operand is a def, so we have at least one.
if (llvm::next(MRI.def_begin(Reg)) == MRI.def_end())
return;
//
// FIXME: This optimization is disabled pending PR13112.
//if (llvm::next(MRI.def_begin(Reg)) == MRI.def_end())
// return;
// Add output dependence to the next nearest def of this vreg.
//