mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
LegalizeDAG: Expand ctlz with ctlz_zero_undef if legal
llvm-svn: 257345
This commit is contained in:
Matt Arsenault
parent
c2a350a74a
commit
c04b46aa04
@ -2941,6 +2941,18 @@ SDValue SelectionDAGLegalize::ExpandBitCount(unsigned Opc, SDValue Op,
|
||||
// This trivially expands to CTLZ.
|
||||
return DAG.getNode(ISD::CTLZ, dl, Op.getValueType(), Op);
|
||||
case ISD::CTLZ: {
|
||||
EVT VT = Op.getValueType();
|
||||
unsigned len = VT.getSizeInBits();
|
||||
|
||||
if (TLI.isOperationLegalOrCustom(ISD::CTLZ_ZERO_UNDEF, VT)) {
|
||||
EVT SetCCVT = getSetCCResultType(VT);
|
||||
SDValue CTLZ = DAG.getNode(ISD::CTLZ_ZERO_UNDEF, dl, VT, Op);
|
||||
SDValue Zero = DAG.getConstant(0, dl, VT);
|
||||
SDValue SrcIsZero = DAG.getSetCC(dl, SetCCVT, Op, Zero, ISD::SETEQ);
|
||||
return DAG.getNode(ISD::SELECT, dl, VT, SrcIsZero,
|
||||
DAG.getConstant(len, dl, VT), CTLZ);
|
||||
}
|
||||
|
||||
// for now, we do this:
|
||||
// x = x | (x >> 1);
|
||||
// x = x | (x >> 2);
|
||||
@ -2950,9 +2962,7 @@ SDValue SelectionDAGLegalize::ExpandBitCount(unsigned Opc, SDValue Op,
|
||||
// return popcount(~x);
|
||||
//
|
||||
// Ref: "Hacker's Delight" by Henry Warren
|
||||
EVT VT = Op.getValueType();
|
||||
EVT ShVT = TLI.getShiftAmountTy(VT, DAG.getDataLayout());
|
||||
unsigned len = VT.getSizeInBits();
|
||||
for (unsigned i = 0; (1U << i) <= (len / 2); ++i) {
|
||||
SDValue Tmp3 = DAG.getConstant(1ULL << i, dl, ShVT);
|
||||
Op = DAG.getNode(ISD::OR, dl, VT, Op,
|
||||
|
||||
@ -288,6 +288,9 @@ AMDGPUTargetLowering::AMDGPUTargetLowering(TargetMachine &TM,
|
||||
if (!Subtarget->hasFFBL())
|
||||
setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::i32, Expand);
|
||||
|
||||
setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand);
|
||||
setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::i64, Expand);
|
||||
|
||||
static const MVT::SimpleValueType VectorIntTypes[] = {
|
||||
MVT::v2i32, MVT::v4i32
|
||||
};
|
||||
|
||||
131
test/CodeGen/AMDGPU/ctlz.ll
Normal file
131
test/CodeGen/AMDGPU/ctlz.ll
Normal file
@ -0,0 +1,131 @@
|
||||
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
||||
; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
||||
; RUN: llc -march=r600 -mcpu=cypress -verify-machineinstrs < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
|
||||
|
||||
declare i32 @llvm.ctlz.i32(i32, i1) nounwind readnone
|
||||
declare <2 x i32> @llvm.ctlz.v2i32(<2 x i32>, i1) nounwind readnone
|
||||
declare <4 x i32> @llvm.ctlz.v4i32(<4 x i32>, i1) nounwind readnone
|
||||
|
||||
declare i64 @llvm.ctlz.i64(i64, i1) nounwind readnone
|
||||
declare <2 x i64> @llvm.ctlz.v2i64(<2 x i64>, i1) nounwind readnone
|
||||
declare <4 x i64> @llvm.ctlz.v4i64(<4 x i64>, i1) nounwind readnone
|
||||
|
||||
declare i32 @llvm.r600.read.tidig.x() nounwind readnone
|
||||
|
||||
; FUNC-LABEL: {{^}}s_ctlz_i32:
|
||||
; SI: s_load_dword [[VAL:s[0-9]+]], s{{\[[0-9]+:[0-9]+\]}}, {{0xb|0x2c}}
|
||||
; SI-DAG: s_flbit_i32_b32 [[CTLZ:s[0-9]+]], [[VAL]]
|
||||
; SI-DAG: v_cmp_eq_i32_e64 [[CMPZ:s\[[0-9]+:[0-9]+\]]], 0, [[VAL]]
|
||||
; SI-DAG: v_mov_b32_e32 [[VCTLZ:v[0-9]+]], [[CTLZ]]
|
||||
; SI: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], [[VCTLZ]], 32, [[CMPZ]]
|
||||
; SI: buffer_store_dword [[RESULT]]
|
||||
; SI: s_endpgm
|
||||
|
||||
; EG: FFBH_UINT
|
||||
; EG: CNDE_INT
|
||||
define void @s_ctlz_i32(i32 addrspace(1)* noalias %out, i32 %val) nounwind {
|
||||
%ctlz = call i32 @llvm.ctlz.i32(i32 %val, i1 false) nounwind readnone
|
||||
store i32 %ctlz, i32 addrspace(1)* %out, align 4
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}v_ctlz_i32:
|
||||
; SI: buffer_load_dword [[VAL:v[0-9]+]],
|
||||
; SI-DAG: v_ffbh_u32_e32 [[CTLZ:v[0-9]+]], [[VAL]]
|
||||
; SI-DAG: v_cmp_eq_i32_e32 vcc, 0, [[CTLZ]]
|
||||
; SI: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], [[CTLZ]], 32, vcc
|
||||
; SI: buffer_store_dword [[RESULT]],
|
||||
; SI: s_endpgm
|
||||
|
||||
; EG: FFBH_UINT
|
||||
; EG: CNDE_INT
|
||||
define void @v_ctlz_i32(i32 addrspace(1)* noalias %out, i32 addrspace(1)* noalias %valptr) nounwind {
|
||||
%val = load i32, i32 addrspace(1)* %valptr, align 4
|
||||
%ctlz = call i32 @llvm.ctlz.i32(i32 %val, i1 false) nounwind readnone
|
||||
store i32 %ctlz, i32 addrspace(1)* %out, align 4
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}v_ctlz_v2i32:
|
||||
; SI: buffer_load_dwordx2
|
||||
; SI: v_ffbh_u32_e32
|
||||
; SI: v_ffbh_u32_e32
|
||||
; SI: buffer_store_dwordx2
|
||||
; SI: s_endpgm
|
||||
|
||||
; EG: FFBH_UINT
|
||||
; EG: CNDE_INT
|
||||
; EG: FFBH_UINT
|
||||
; EG: CNDE_INT
|
||||
define void @v_ctlz_v2i32(<2 x i32> addrspace(1)* noalias %out, <2 x i32> addrspace(1)* noalias %valptr) nounwind {
|
||||
%val = load <2 x i32>, <2 x i32> addrspace(1)* %valptr, align 8
|
||||
%ctlz = call <2 x i32> @llvm.ctlz.v2i32(<2 x i32> %val, i1 false) nounwind readnone
|
||||
store <2 x i32> %ctlz, <2 x i32> addrspace(1)* %out, align 8
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}v_ctlz_v4i32:
|
||||
; SI: buffer_load_dwordx4
|
||||
; SI: v_ffbh_u32_e32
|
||||
; SI: v_ffbh_u32_e32
|
||||
; SI: v_ffbh_u32_e32
|
||||
; SI: v_ffbh_u32_e32
|
||||
; SI: buffer_store_dwordx4
|
||||
; SI: s_endpgm
|
||||
|
||||
|
||||
; EG-DAG: FFBH_UINT
|
||||
; EG-DAG: CNDE_INT
|
||||
|
||||
; EG-DAG: FFBH_UINT
|
||||
; EG-DAG: CNDE_INT
|
||||
|
||||
; EG-DAG: FFBH_UINT
|
||||
; EG-DAG: CNDE_INT
|
||||
|
||||
; EG-DAG: FFBH_UINT
|
||||
; EG-DAG: CNDE_INT
|
||||
define void @v_ctlz_v4i32(<4 x i32> addrspace(1)* noalias %out, <4 x i32> addrspace(1)* noalias %valptr) nounwind {
|
||||
%val = load <4 x i32>, <4 x i32> addrspace(1)* %valptr, align 16
|
||||
%ctlz = call <4 x i32> @llvm.ctlz.v4i32(<4 x i32> %val, i1 false) nounwind readnone
|
||||
store <4 x i32> %ctlz, <4 x i32> addrspace(1)* %out, align 16
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}s_ctlz_i64:
|
||||
define void @s_ctlz_i64(i64 addrspace(1)* noalias %out, i64 %val) nounwind {
|
||||
%ctlz = call i64 @llvm.ctlz.i64(i64 %val, i1 false)
|
||||
store i64 %ctlz, i64 addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}s_ctlz_i64_trunc:
|
||||
define void @s_ctlz_i64_trunc(i32 addrspace(1)* noalias %out, i64 %val) nounwind {
|
||||
%ctlz = call i64 @llvm.ctlz.i64(i64 %val, i1 false)
|
||||
%trunc = trunc i64 %ctlz to i32
|
||||
store i32 %trunc, i32 addrspace(1)* %out
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}v_ctlz_i64:
|
||||
define void @v_ctlz_i64(i64 addrspace(1)* noalias %out, i64 addrspace(1)* noalias %in) nounwind {
|
||||
%tid = call i32 @llvm.r600.read.tidig.x()
|
||||
%in.gep = getelementptr i64, i64 addrspace(1)* %in, i32 %tid
|
||||
%out.gep = getelementptr i64, i64 addrspace(1)* %out, i32 %tid
|
||||
%val = load i64, i64 addrspace(1)* %in.gep
|
||||
%ctlz = call i64 @llvm.ctlz.i64(i64 %val, i1 false)
|
||||
store i64 %ctlz, i64 addrspace(1)* %out.gep
|
||||
ret void
|
||||
}
|
||||
|
||||
; FUNC-LABEL: {{^}}v_ctlz_i64_trunc:
|
||||
define void @v_ctlz_i64_trunc(i32 addrspace(1)* noalias %out, i64 addrspace(1)* noalias %in) nounwind {
|
||||
%tid = call i32 @llvm.r600.read.tidig.x()
|
||||
%in.gep = getelementptr i64, i64 addrspace(1)* %in, i32 %tid
|
||||
%out.gep = getelementptr i32, i32 addrspace(1)* %out, i32 %tid
|
||||
%val = load i64, i64 addrspace(1)* %in.gep
|
||||
%ctlz = call i64 @llvm.ctlz.i64(i64 %val, i1 false)
|
||||
%trunc = trunc i64 %ctlz to i32
|
||||
store i32 %trunc, i32 addrspace(1)* %out.gep
|
||||
ret void
|
||||
}
|
||||
Loading…
Reference in New Issue
Block a user