RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 11:02:59 +02:00
Code Issues Projects Releases Wiki Activity

[AArch64] fjcvtzs,rmif,cfinv,setf* all clobber nzcv

Browse Source 
Differential Revision: https://reviews.llvm.org/D83818
This commit is contained in:
Jon Roelofs 2020-07-14 15:45:05 -06:00
parent 8b9bd0fa18
commit c0e6798650
11 changed files with 150 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/AArch64/AArch64InstrFormats.td
View File

@ -1942,6 +1942,7 @@ class BaseFlagManipulation<bit sf, bit sz, dag iops, string asm, string ops>
: I<(outs), iops, asm, ops, "", []>,
Sched<[WriteI, ReadI, ReadI]> {
let Uses = [NZCV];
let Defs = [NZCV];
bits<5> Rn;
let Inst{31} = sf;
let Inst{30-15} = 0b0111010000000000;

4
lib/Target/AArch64/AArch64InstrInfo.td
View File

@ -1030,7 +1030,7 @@ let Predicates = [HasPA] in {
}
// v8.3a floating point conversion for javascript
let Predicates = [HasJS, HasFPARMv8] in
let Predicates = [HasJS, HasFPARMv8], Defs = [NZCV] in
def FJCVTZS : BaseFPToIntegerUnscaled<0b01, 0b11, 0b110, FPR64, GPR32,
"fjcvtzs",
[(set GPR32:$Rd,
@ -1039,7 +1039,7 @@ def FJCVTZS : BaseFPToIntegerUnscaled<0b01, 0b11, 0b110, FPR64, GPR32,
} // HasJS, HasFPARMv8
// v8.4 Flag manipulation instructions
let Predicates = [HasFMI] in {
let Predicates = [HasFMI], Defs = [NZCV], Uses = [NZCV] in {
def CFINV : SimpleSystemI<0, (ins), "cfinv", "">, Sched<[WriteSys]> {
let Inst{20-5} = 0b0000001000000000;
}

17
test/CodeGen/AArch64/cfinv-def-nzcv.mir Normal file
View File

@ -0,0 +1,17 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+11]]:29: missing implicit register operand 'implicit $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$w0' }
- { reg: '$x0' }
body: |
bb.0:
liveins: $w0, $x0
CFINV implicit-def $nzcv
RET undef $lr, implicit killed $w0

17
test/CodeGen/AArch64/cfinv-use-nzcv.mir Normal file
View File

@ -0,0 +1,17 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+11]]:25: missing implicit register operand 'implicit-def $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$w0' }
- { reg: '$x0' }
body: |
bb.0:
liveins: $w0, $x0
CFINV implicit $nzcv
RET undef $lr, implicit killed $w0

17
test/CodeGen/AArch64/fjcvtzs.mir Normal file
View File

@ -0,0 +1,17 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -mattr=+jsconv -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+11]]:49: missing implicit register operand 'implicit-def $nzcv'
...
---
name: test_jcvt
liveins:
- { reg: '$d0' }
body: |
bb.0:
liveins: $d0
renamable $w0 = FJCVTZS killed renamable $d0
RET undef $lr, implicit killed $w0
...

16
test/CodeGen/AArch64/rmif-def-nzcv.mir Normal file
View File

@ -0,0 +1,16 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+10]]:49: missing implicit register operand 'implicit $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$x0' }
body: |
bb.0:
liveins: $x0
RMIF renamable $x0, 0, 0, implicit-def $nzcv
RET undef $lr, implicit killed $w0

16
test/CodeGen/AArch64/rmif-use-nzcv.mir Normal file
View File

@ -0,0 +1,16 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+10]]:45: missing implicit register operand 'implicit-def $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$x0' }
body: |
bb.0:
liveins: $x0
RMIF renamable $x0, 0, 0, implicit $nzcv
RET undef $lr, implicit killed $w0

16
test/CodeGen/AArch64/setf16-def-nzcv.mir Normal file
View File

@ -0,0 +1,16 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+10]]:45: missing implicit register operand 'implicit $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$w0' }
body: |
bb.0:
liveins: $w0
SETF16 renamable $w0, implicit-def $nzcv
RET undef $lr, implicit killed $w0

16
test/CodeGen/AArch64/setf16-use-nzcv.mir Normal file
View File

@ -0,0 +1,16 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+10]]:41: missing implicit register operand 'implicit-def $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$w0' }
body: |
bb.0:
liveins: $w0
SETF16 renamable $w0, implicit $nzcv
RET undef $lr, implicit killed $w0

16
test/CodeGen/AArch64/setf8-def-nzcv.mir Normal file
View File

@ -0,0 +1,16 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+10]]:44: missing implicit register operand 'implicit $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$w0' }
body: |
bb.0:
liveins: $w0
SETF8 renamable $w0, implicit-def $nzcv
RET undef $lr, implicit killed $w0

16
test/CodeGen/AArch64/setf8-use-nzcv.mir Normal file
View File

@ -0,0 +1,16 @@
# RUN: not llc -o - %s -mtriple=arm64-eabi -run-pass=legalizer 2>&1 | FileCheck %s
# CHECK: [[@LINE+10]]:40: missing implicit register operand 'implicit-def $nzcv'
...
---
name: test_flags
liveins:
- { reg: '$w0' }
body: |
bb.0:
liveins: $w0
SETF8 renamable $w0, implicit $nzcv
RET undef $lr, implicit killed $w0