RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-18 10:32:48 +02:00
Code Issues Projects Releases Wiki Activity

[x86] adjust test to show both add/inc options; NFC

Browse Source 
If we're optimizing for size, that overrides the subtarget
feature, so we would always produce 'inc' if we matched
this pattern.

llvm-svn: 352821
This commit is contained in:
Sanjay Patel 2019-02-01 00:07:20 +00:00
parent fb0f4df579
commit c147a4be5b
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/CodeGen/X86/slow-incdec.ll
View File

@ -90,7 +90,7 @@ declare void @external_a()
declare void @external_b()
declare {i8, i1} @llvm.uadd.with.overflow.i8(i8, i8)
define void @test_tail_call(i32* %ptr) nounwind optsize {
define void @test_tail_call(i32* %ptr) nounwind {
; CHECK-LABEL: test_tail_call:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
@ -99,9 +99,11 @@ define void @test_tail_call(i32* %ptr) nounwind optsize {
; CHECK-NEXT: addb $1, a
; CHECK-NEXT: setb d
; CHECK-NEXT: testb %al, %al
; CHECK-NEXT: jne external_b # TAILCALL
; CHECK-NEXT: jne .LBB5_2
; CHECK-NEXT: # %bb.1: # %then
; CHECK-NEXT: jmp external_a # TAILCALL
; CHECK-NEXT: .LBB5_2: # %else
; CHECK-NEXT: jmp external_b # TAILCALL
entry:
%val = load i32, i32* %ptr
%add_ov = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %val, i32 1)