RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

[Target] Use llvm::is_contained (NFC)

Browse Source
This commit is contained in:
Kazu Hirata 2020-12-13 19:35:10 -08:00
parent 26e5c18037
commit c204059cba
4 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Hexagon/HexagonISelLoweringHVX.cpp
View File

@ -283,7 +283,7 @@ HexagonTargetLowering::getPreferredHvxVectorAction(MVT VecTy) const {
// widen the vector. Note: the threshold was not selected in
// any scientific way.
ArrayRef<MVT> Tys = Subtarget.getHVXElementTypes();
if (llvm::find(Tys, ElemTy) != Tys.end()) {
if (llvm::is_contained(Tys, ElemTy)) {
unsigned VecWidth = VecTy.getSizeInBits();
bool HaveThreshold = HvxWidenThreshold.getNumOccurrences() > 0;
if (HaveThreshold && 8*HvxWidenThreshold <= VecWidth)

4
lib/Target/Hexagon/HexagonSubtarget.cpp
View File

@ -133,7 +133,7 @@ bool HexagonSubtarget::isHVXElementType(MVT Ty, bool IncludeBool) const {
if (IncludeBool && Ty == MVT::i1)
return true;
ArrayRef<MVT> ElemTypes = getHVXElementTypes();
return llvm::find(ElemTypes, Ty) != ElemTypes.end();
return llvm::is_contained(ElemTypes, Ty);
}
bool HexagonSubtarget::isHVXVectorType(MVT VecTy, bool IncludeBool) const {
@ -159,7 +159,7 @@ bool HexagonSubtarget::isHVXVectorType(MVT VecTy, bool IncludeBool) const {
unsigned VecWidth = VecTy.getSizeInBits();
if (VecWidth != 8 * HwLen && VecWidth != 16 * HwLen)
return false;
return llvm::find(ElemTypes, ElemTy) != ElemTypes.end();
return llvm::is_contained(ElemTypes, ElemTy);
}
bool HexagonSubtarget::isTypeForHVX(Type *VecTy, bool IncludeBool) const {

2
lib/Target/PowerPC/PPCMIPeephole.cpp
View File

@ -302,7 +302,7 @@ static bool collectUnprimedAccPHIs(MachineRegisterInfo *MRI,
// code.
if (Opcode != PPC::PHI)
continue;
if (std::find(PHIs.begin(), PHIs.end(), Instr) != PHIs.end())
if (llvm::is_contained(PHIs, Instr))
return false;
PHIs.push_back(Instr);
}

2
lib/Target/X86/X86ISelLowering.cpp
View File

@ -18280,7 +18280,7 @@ static SDValue lowerVECTOR_SHUFFLE(SDValue Op, const X86Subtarget &Subtarget,
// Modify the new Mask to take all zeros from the all-zero vector.
// Choose indices that are blend-friendly.
bool UsedZeroVector = false;
assert(find(WidenedMask, SM_SentinelZero) != WidenedMask.end() &&
assert(is_contained(WidenedMask, SM_SentinelZero) &&
"V2's non-undef elements are used?!");
for (int i = 0; i != NewNumElts; ++i)
if (WidenedMask[i] == SM_SentinelZero) {