mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
Check early if this is an unsupported opcode, so that we can avoid needlessly instantiating the base register in some cases.
llvm-svn: 128481
This commit is contained in:
parent
ab342ac374
commit
c2b8d6ac65
@ -308,6 +308,10 @@ ARMLoadStoreOpt::MergeOps(MachineBasicBlock &MBB,
|
||||
// VLDM/VSTM do not support DB mode without also updating the base reg.
|
||||
Mode = ARM_AM::db;
|
||||
else if (Offset != 0) {
|
||||
// Check if this is a supported opcode before we insert instructions to
|
||||
// calculate a new base register.
|
||||
if (!getLoadStoreMultipleOpcode(Opcode, Mode)) return false;
|
||||
|
||||
// If starting offset isn't zero, insert a MI to materialize a new base.
|
||||
// But only do so if it is cost effective, i.e. merging more than two
|
||||
// loads / stores.
|
||||
|
Loading…
Reference in New Issue
Block a user