1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00

PTX: Fix if-then-else formatting and add missing asserts

llvm-svn: 133447
This commit is contained in:
Justin Holewinski 2011-06-20 17:08:56 +00:00
parent 1c53a39ff9
commit c4253975bd

View File

@ -304,18 +304,16 @@ void PTXInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
// Select the appropriate opcode based on the register class
if (RC == PTX::RegI16RegisterClass) {
OpCode = PTX::STACKSTOREI16;
}
else if (RC == PTX::RegI32RegisterClass) {
} else if (RC == PTX::RegI32RegisterClass) {
OpCode = PTX::STACKSTOREI32;
}
else if (RC == PTX::RegI64RegisterClass) {
} else if (RC == PTX::RegI64RegisterClass) {
OpCode = PTX::STACKSTOREI32;
}
else if (RC == PTX::RegF32RegisterClass) {
} else if (RC == PTX::RegF32RegisterClass) {
OpCode = PTX::STACKSTOREF32;
}
else if (RC == PTX::RegF64RegisterClass) {
} else if (RC == PTX::RegF64RegisterClass) {
OpCode = PTX::STACKSTOREF64;
} else {
llvm_unreachable("Unknown PTX register class!");
}
// Build the store instruction (really a mov)
@ -341,18 +339,16 @@ void PTXInstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
// Select the appropriate opcode based on the register class
if (RC == PTX::RegI16RegisterClass) {
OpCode = PTX::STACKLOADI16;
}
else if (RC == PTX::RegI32RegisterClass) {
} else if (RC == PTX::RegI32RegisterClass) {
OpCode = PTX::STACKLOADI32;
}
else if (RC == PTX::RegI64RegisterClass) {
} else if (RC == PTX::RegI64RegisterClass) {
OpCode = PTX::STACKLOADI32;
}
else if (RC == PTX::RegF32RegisterClass) {
} else if (RC == PTX::RegF32RegisterClass) {
OpCode = PTX::STACKLOADF32;
}
else if (RC == PTX::RegF64RegisterClass) {
} else if (RC == PTX::RegF64RegisterClass) {
OpCode = PTX::STACKLOADF64;
} else {
llvm_unreachable("Unknown PTX register class!");
}
// Build the load instruction (really a mov)