RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 02:33:06 +01:00
Code Issues Projects Releases Wiki Activity

[PowerPC] Fix %llvm.ppc.altivec.vc* lowering

Browse Source 
Summary:
r372285 changed LLVM to use a `TargetConstant` for parameters of intrinsics that are required to be immediates.

Since that commit, use of `%llvm.ppc.altivec.vc{fsx,fux,tsxs,tuxs}` intrinsics has not worked, and resulted in a `LLVM ERROR: Cannot select: intrinsic %llvm.ppc.altivec.vc*` error. The intrinsics' TableGen definitions matched on `imm` instead of `timm`.

This commit updates those definitions to use `timm`.

Fixes: https://llvm.org/PR44239

Reviewers: hfinkel, nemanjai, #powerpc, Jim

Reviewed By: Jim

Subscribers: qiucf, wuzish, Jim, hiraditya, kbarton, jsji, shchenz, llvm-commits

Tags: #llvm

Patched by vddvss (Colin Samples).

Differential Revision: https://reviews.llvm.org/D71138
This commit is contained in:
Jim Lin 2019-12-16 10:18:50 +08:00
parent 9b94fee202
commit c564824e50
2 changed files with 44 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/PowerPC/PPCInstrAltivec.td
View File

@ -523,19 +523,19 @@ def VANDC : VXForm_1<1092, (outs vrrc:$vD), (ins vrrc:$vA, vrrc:$vB),
def VCFSX : VXForm_1<842, (outs vrrc:$vD), (ins u5imm:$UIMM, vrrc:$vB),
"vcfsx $vD, $vB, $UIMM", IIC_VecFP,
[(set v4f32:$vD,
(int_ppc_altivec_vcfsx v4i32:$vB, imm:$UIMM))]>;
(int_ppc_altivec_vcfsx v4i32:$vB, timm:$UIMM))]>;
def VCFUX : VXForm_1<778, (outs vrrc:$vD), (ins u5imm:$UIMM, vrrc:$vB),
"vcfux $vD, $vB, $UIMM", IIC_VecFP,
[(set v4f32:$vD,
(int_ppc_altivec_vcfux v4i32:$vB, imm:$UIMM))]>;
(int_ppc_altivec_vcfux v4i32:$vB, timm:$UIMM))]>;
def VCTSXS : VXForm_1<970, (outs vrrc:$vD), (ins u5imm:$UIMM, vrrc:$vB),
"vctsxs $vD, $vB, $UIMM", IIC_VecFP,
[(set v4i32:$vD,
(int_ppc_altivec_vctsxs v4f32:$vB, imm:$UIMM))]>;
(int_ppc_altivec_vctsxs v4f32:$vB, timm:$UIMM))]>;
def VCTUXS : VXForm_1<906, (outs vrrc:$vD), (ins u5imm:$UIMM, vrrc:$vB),
"vctuxs $vD, $vB, $UIMM", IIC_VecFP,
[(set v4i32:$vD,
(int_ppc_altivec_vctuxs v4f32:$vB, imm:$UIMM))]>;
(int_ppc_altivec_vctuxs v4f32:$vB, timm:$UIMM))]>;
// Defines with the UIM field set to 0 for floating-point
// to integer (fp_to_sint/fp_to_uint) conversions and integer

40
test/CodeGen/PowerPC/pr44239.ll Normal file
View File

@ -0,0 +1,40 @@
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu \
; RUN: -verify-machineinstrs < %s | FileCheck %s
define <4 x float> @check_vcfsx(<4 x i32> %a) {
entry:
%0 = tail call <4 x float> @llvm.ppc.altivec.vcfsx(<4 x i32> %a, i32 1)
ret <4 x float> %0
; CHECK-LABEL: check_vcfsx
; CHECK: vcfsx {{[0-9]+}}, {{[0-9]+}}, 1
}
define <4 x float> @check_vcfux(<4 x i32> %a) {
entry:
%0 = tail call <4 x float> @llvm.ppc.altivec.vcfux(<4 x i32> %a, i32 1)
ret <4 x float> %0
; CHECK-LABEL: check_vcfux
; CHECK: vcfux {{[0-9]+}}, {{[0-9]+}}, 1
}
define <4 x i32> @check_vctsxs(<4 x float> %a) {
entry:
%0 = tail call <4 x i32> @llvm.ppc.altivec.vctsxs(<4 x float> %a, i32 1)
ret <4 x i32> %0
; CHECK-LABEL: check_vctsxs
; CHECK: vctsxs {{[0-9]+}}, {{[0-9]+}}, 1
}
define <4 x i32> @check_vctuxs(<4 x float> %a) {
entry:
%0 = tail call <4 x i32> @llvm.ppc.altivec.vctuxs(<4 x float> %a, i32 1)
ret <4 x i32> %0
; CHECK-LABEL: check_vctuxs
; CHECK: vctuxs {{[0-9]+}}, {{[0-9]+}}, 1
}
declare <4 x float> @llvm.ppc.altivec.vcfsx(<4 x i32>, i32 immarg)
declare <4 x float> @llvm.ppc.altivec.vcfux(<4 x i32>, i32 immarg)
declare <4 x i32> @llvm.ppc.altivec.vctsxs(<4 x float>, i32 immarg)
declare <4 x i32> @llvm.ppc.altivec.vctuxs(<4 x float>, i32 immarg)