1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00

Fix 80-column violation and extraneous brackets.

llvm-svn: 146566
This commit is contained in:
Chad Rosier 2011-12-14 17:26:05 +00:00
parent 1de7ae0e43
commit c642144c4e

View File

@ -178,8 +178,9 @@ class ARMFastISel : public FastISel {
bool isLoadTypeLegal(Type *Ty, MVT &VT); bool isLoadTypeLegal(Type *Ty, MVT &VT);
bool ARMEmitCmp(const Value *Src1Value, const Value *Src2Value, bool ARMEmitCmp(const Value *Src1Value, const Value *Src2Value,
bool isZExt); bool isZExt);
bool ARMEmitLoad(EVT VT, unsigned &ResultReg, Address &Addr, unsigned Alignment = 0, bool ARMEmitLoad(EVT VT, unsigned &ResultReg, Address &Addr,
bool isZExt = true, bool allocReg = true); unsigned Alignment = 0, bool isZExt = true,
bool allocReg = true);
bool ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr, bool ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr,
unsigned Alignment = 0); unsigned Alignment = 0);
@ -1027,11 +1028,11 @@ bool ARMFastISel::ARMEmitLoad(EVT VT, unsigned &ResultReg, Address &Addr,
} }
break; break;
case MVT::f64: case MVT::f64:
if (Alignment && Alignment < 4) { // FIXME: Unaligned loads need special handling. Doublewords require
// FIXME: Unaligned loads need special handling. Doublewords require // word-alignment.
// word-alignment. if (Alignment && Alignment < 4)
return false; return false;
}
Opc = ARM::VLDRD; Opc = ARM::VLDRD;
RC = TLI.getRegClassFor(VT); RC = TLI.getRegClassFor(VT);
break; break;
@ -1145,9 +1146,9 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr,
if (!Subtarget->hasVFP2()) return false; if (!Subtarget->hasVFP2()) return false;
// FIXME: Unaligned stores need special handling. Doublewords require // FIXME: Unaligned stores need special handling. Doublewords require
// word-alignment. // word-alignment.
if (Alignment && Alignment < 4) { if (Alignment && Alignment < 4)
return false; return false;
}
StrOpc = ARM::VSTRD; StrOpc = ARM::VSTRD;
break; break;
} }