RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
Code Issues Projects Releases Wiki Activity

Add norm sub-target feature to table gen for ARC

Browse Source 
This adds the `norm` sub-target feature (without backing implementation for now) to table gen.

Differential Revision: https://reviews.llvm.org/D104558
This commit is contained in:
Thomas Johnson 2021-06-21 20:41:51 +03:00 committed by Danila Malyutin
parent e93c4c3336
commit c71f850869
2 changed files with 16 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/ARC/ARC.td
View File

@ -8,6 +8,18 @@
include "llvm/Target/Target.td"
//===----------------------------------------------------------------------===//
// ARC Subtarget features
//===----------------------------------------------------------------------===//
def FeatureNORM
: SubtargetFeature<"norm", "Xnorm", "true",
"Enable support for norm instruction.">;
//===----------------------------------------------------------------------===//
// Registers, calling conventions, instruction descriptions
//===----------------------------------------------------------------------===//
include "ARCRegisterInfo.td"
include "ARCInstrInfo.td"
include "ARCCallingConv.td"

4
lib/Target/ARC/ARCSubtarget.h
View File

@ -29,6 +29,8 @@ class StringRef;
class TargetMachine;
class ARCSubtarget : public ARCGenSubtargetInfo {
bool Xnorm = false;
virtual void anchor();
ARCInstrInfo InstrInfo;
ARCFrameLowering FrameLowering;
@ -58,6 +60,8 @@ public:
const SelectionDAGTargetInfo *getSelectionDAGInfo() const override {
return &TSInfo;
}
bool hasNorm() const { return Xnorm; }
};
} // end namespace llvm