RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 02:33:06 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV][NFC] Fix formatting

Browse Source
This commit is contained in:
Jim Lin 2021-04-09 13:20:07 +08:00
parent 00f53956b9
commit c850cfde51
2 changed files with 151 additions and 150 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/RISCV/RISCV.td
View File

@ -178,15 +178,16 @@ def FeatureStdExtZvlsseg
"'Zvlsseg' (Vector segment load/store instructions)",
[FeatureStdExtV]>;
def HasStdExtZvlsseg : Predicate<"Subtarget->hasStdExtZvlsseg()">,
AssemblerPredicate<(all_of FeatureStdExtZvlsseg),
"'Zvlsseg' (Vector segment load/store instructions)">;
AssemblerPredicate<(all_of FeatureStdExtZvlsseg),
"'Zvlsseg' (Vector segment load/store instructions)">;
def FeatureExtZvamo
: SubtargetFeature<"experimental-zvamo", "HasStdExtZvamo", "true",
"'Zvamo'(Vector AMO Operations)",
"'Zvamo' (Vector AMO Operations)",
[FeatureStdExtV]>;
def HasStdExtZvamo : Predicate<"Subtarget->hasStdExtZvamo()">,
AssemblerPredicate<(all_of FeatureExtZvamo),
"'Zvamo'(Vector AMO Operations)">;
AssemblerPredicate<(all_of FeatureExtZvamo),
"'Zvamo' (Vector AMO Operations)">;
def Feature64Bit
: SubtargetFeature<"64bit", "HasRV64", "true", "Implements RV64">;

290
test/MC/RISCV/rvv/zvamo.s
View File

File diff suppressed because it is too large Load Diff