mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
misched: beginning to add unit tests
llvm-svn: 153163
This commit is contained in:
parent
6663a6f2ef
commit
c90306da36
20
test/CodeGen/Generic/misched.ll
Normal file
20
test/CodeGen/Generic/misched.ll
Normal file
@ -0,0 +1,20 @@
|
|||||||
|
; RUN: llc -enable-misched -misched=shuffle -misched-bottomup < %s
|
||||||
|
; XFAIL: *
|
||||||
|
;
|
||||||
|
; Interesting MachineScheduler cases.
|
||||||
|
|
||||||
|
declare void @llvm.memcpy.p0i8.p0i8.i64(i8* nocapture, i8* nocapture, i64, i32, i1) nounwind
|
||||||
|
|
||||||
|
; From oggenc.
|
||||||
|
; After coalescing, we have a dead superreg (RAX) definition.
|
||||||
|
define fastcc void @_preextrapolate_helper() nounwind uwtable ssp {
|
||||||
|
entry:
|
||||||
|
br i1 undef, label %for.cond.preheader, label %if.end
|
||||||
|
|
||||||
|
for.cond.preheader: ; preds = %entry
|
||||||
|
call void @llvm.memcpy.p0i8.p0i8.i64(i8* undef, i8* null, i64 128, i32 4, i1 false) nounwind
|
||||||
|
unreachable
|
||||||
|
|
||||||
|
if.end: ; preds = %entry
|
||||||
|
ret void
|
||||||
|
}
|
Loading…
Reference in New Issue
Block a user