RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00
Code Issues Projects Releases Wiki Activity

[SystemZ] Tweak register array comment

Browse Source 
llvm-svn: 182007
This commit is contained in:
Richard Sandiford 2013-05-16 13:39:02 +00:00
parent c2c24d044d
commit cb335bb295
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/SystemZ/MCTargetDesc/SystemZMCTargetDesc.h
View File

@ -36,8 +36,11 @@ namespace SystemZMC {
const int64_t CFAOffsetFromInitialSP = CallFrameSize;
// Maps of asm register numbers to LLVM register numbers, with 0 indicating
// an invalid register. We don't use the register classes directly because
// they specify the allocation order.
// an invalid register. In principle we could use 32-bit and 64-bit register
// classes directly, provided that we relegated the GPR allocation order
// in SystemZRegisterInfo.td to an AltOrder and left the default order
// as %r0-%r15. It seems better to provide the same interface for
// all classes though.
extern const unsigned GR32Regs[16];
extern const unsigned GR64Regs[16];
extern const unsigned GR128Regs[16];