mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
[SystemZ] Tweak register array comment
llvm-svn: 182007
This commit is contained in:
parent
c2c24d044d
commit
cb335bb295
@ -36,8 +36,11 @@ namespace SystemZMC {
|
|||||||
const int64_t CFAOffsetFromInitialSP = CallFrameSize;
|
const int64_t CFAOffsetFromInitialSP = CallFrameSize;
|
||||||
|
|
||||||
// Maps of asm register numbers to LLVM register numbers, with 0 indicating
|
// Maps of asm register numbers to LLVM register numbers, with 0 indicating
|
||||||
// an invalid register. We don't use the register classes directly because
|
// an invalid register. In principle we could use 32-bit and 64-bit register
|
||||||
// they specify the allocation order.
|
// classes directly, provided that we relegated the GPR allocation order
|
||||||
|
// in SystemZRegisterInfo.td to an AltOrder and left the default order
|
||||||
|
// as %r0-%r15. It seems better to provide the same interface for
|
||||||
|
// all classes though.
|
||||||
extern const unsigned GR32Regs[16];
|
extern const unsigned GR32Regs[16];
|
||||||
extern const unsigned GR64Regs[16];
|
extern const unsigned GR64Regs[16];
|
||||||
extern const unsigned GR128Regs[16];
|
extern const unsigned GR128Regs[16];
|
||||||
|
Loading…
Reference in New Issue
Block a user