mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
Remove tabs.
llvm-svn: 132853
This commit is contained in:
parent
0019f5de6c
commit
cc21e3fc58
@ -163,8 +163,8 @@ class CCState {
|
|||||||
ParmContext CallOrPrologue;
|
ParmContext CallOrPrologue;
|
||||||
public:
|
public:
|
||||||
CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
|
CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &MF,
|
||||||
const TargetMachine &TM,
|
const TargetMachine &TM, SmallVector<CCValAssign, 16> &locs,
|
||||||
SmallVector<CCValAssign, 16> &locs, LLVMContext &C);
|
LLVMContext &C);
|
||||||
|
|
||||||
void addLoc(const CCValAssign &V) {
|
void addLoc(const CCValAssign &V) {
|
||||||
Locs.push_back(V);
|
Locs.push_back(V);
|
||||||
|
@ -24,8 +24,8 @@
|
|||||||
using namespace llvm;
|
using namespace llvm;
|
||||||
|
|
||||||
CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf,
|
CCState::CCState(CallingConv::ID CC, bool isVarArg, MachineFunction &mf,
|
||||||
const TargetMachine &tm,
|
const TargetMachine &tm, SmallVector<CCValAssign, 16> &locs,
|
||||||
SmallVector<CCValAssign, 16> &locs, LLVMContext &C)
|
LLVMContext &C)
|
||||||
: CallingConv(CC), IsVarArg(isVarArg), MF(mf), TM(tm),
|
: CallingConv(CC), IsVarArg(isVarArg), MF(mf), TM(tm),
|
||||||
TRI(*TM.getRegisterInfo()), Locs(locs), Context(C),
|
TRI(*TM.getRegisterInfo()), Locs(locs), Context(C),
|
||||||
CallOrPrologue(Invalid) {
|
CallOrPrologue(Invalid) {
|
||||||
|
Loading…
Reference in New Issue
Block a user