RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
Code Issues Projects Releases Wiki Activity

[AMDGPU] Set IsAtomicRet and IsAtomicNoRet on Real instructions

Browse Source 
This does not affect codegen but might benefit llvm-mca.
This commit is contained in:
Jay Foad 2021-06-16 12:16:21 +01:00
parent cdf3a5cb61
commit ccc05a7e3b
4 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/AMDGPU/BUFInstructions.td
View File

@ -124,6 +124,8 @@ class MTBUF_Real <MTBUF_Pseudo ps> :
let SchedRW = ps.SchedRW; let SchedRW = ps.SchedRW;
let mayLoad = ps.mayLoad; let mayLoad = ps.mayLoad;
let mayStore = ps.mayStore; let mayStore = ps.mayStore;
let IsAtomicRet = ps.IsAtomicRet;
let IsAtomicNoRet = ps.IsAtomicNoRet;
bits<12> offset; bits<12> offset;
bits<5> cpol; bits<5> cpol;
@ -362,6 +364,8 @@ class MUBUF_Real <MUBUF_Pseudo ps> :
let SchedRW = ps.SchedRW; let SchedRW = ps.SchedRW;
let mayLoad = ps.mayLoad; let mayLoad = ps.mayLoad;
let mayStore = ps.mayStore; let mayStore = ps.mayStore;
let IsAtomicRet = ps.IsAtomicRet;
let IsAtomicNoRet = ps.IsAtomicNoRet;
bits<12> offset; bits<12> offset;
bits<5> cpol; bits<5> cpol;

2
lib/Target/AMDGPU/DSInstructions.td
View File

@ -69,6 +69,8 @@ class DS_Real <DS_Pseudo ps> :
let SchedRW = ps.SchedRW; let SchedRW = ps.SchedRW;
let mayLoad = ps.mayLoad; let mayLoad = ps.mayLoad;
let mayStore = ps.mayStore; let mayStore = ps.mayStore;
let IsAtomicRet = ps.IsAtomicRet;
let IsAtomicNoRet = ps.IsAtomicNoRet;
// encoding fields // encoding fields
bits<10> vdst; bits<10> vdst;

2
lib/Target/AMDGPU/FLATInstructions.td
View File

@ -92,6 +92,8 @@ class FLAT_Real <bits<7> op, FLAT_Pseudo ps> :
let SchedRW = ps.SchedRW; let SchedRW = ps.SchedRW;
let mayLoad = ps.mayLoad; let mayLoad = ps.mayLoad;
let mayStore = ps.mayStore; let mayStore = ps.mayStore;
let IsAtomicRet = ps.IsAtomicRet;
let IsAtomicNoRet = ps.IsAtomicNoRet;
let VM_CNT = ps.VM_CNT; let VM_CNT = ps.VM_CNT;
let LGKM_CNT = ps.LGKM_CNT; let LGKM_CNT = ps.LGKM_CNT;

2
lib/Target/AMDGPU/SMInstructions.td
View File

@ -66,6 +66,8 @@ class SM_Real <SM_Pseudo ps>
let SchedRW = ps.SchedRW; let SchedRW = ps.SchedRW;
let SubtargetPredicate = ps.SubtargetPredicate; let SubtargetPredicate = ps.SubtargetPredicate;
let AsmMatchConverter = ps.AsmMatchConverter; let AsmMatchConverter = ps.AsmMatchConverter;
let IsAtomicRet = ps.IsAtomicRet;
let IsAtomicNoRet = ps.IsAtomicNoRet;
let TSFlags = ps.TSFlags; let TSFlags = ps.TSFlags;