mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
[AMDGPU] Set IsAtomicRet and IsAtomicNoRet on Real instructions
This does not affect codegen but might benefit llvm-mca.
This commit is contained in:
parent
cdf3a5cb61
commit
ccc05a7e3b
@ -124,6 +124,8 @@ class MTBUF_Real <MTBUF_Pseudo ps> :
|
||||
let SchedRW = ps.SchedRW;
|
||||
let mayLoad = ps.mayLoad;
|
||||
let mayStore = ps.mayStore;
|
||||
let IsAtomicRet = ps.IsAtomicRet;
|
||||
let IsAtomicNoRet = ps.IsAtomicNoRet;
|
||||
|
||||
bits<12> offset;
|
||||
bits<5> cpol;
|
||||
@ -362,6 +364,8 @@ class MUBUF_Real <MUBUF_Pseudo ps> :
|
||||
let SchedRW = ps.SchedRW;
|
||||
let mayLoad = ps.mayLoad;
|
||||
let mayStore = ps.mayStore;
|
||||
let IsAtomicRet = ps.IsAtomicRet;
|
||||
let IsAtomicNoRet = ps.IsAtomicNoRet;
|
||||
|
||||
bits<12> offset;
|
||||
bits<5> cpol;
|
||||
|
@ -69,6 +69,8 @@ class DS_Real <DS_Pseudo ps> :
|
||||
let SchedRW = ps.SchedRW;
|
||||
let mayLoad = ps.mayLoad;
|
||||
let mayStore = ps.mayStore;
|
||||
let IsAtomicRet = ps.IsAtomicRet;
|
||||
let IsAtomicNoRet = ps.IsAtomicNoRet;
|
||||
|
||||
// encoding fields
|
||||
bits<10> vdst;
|
||||
|
@ -92,6 +92,8 @@ class FLAT_Real <bits<7> op, FLAT_Pseudo ps> :
|
||||
let SchedRW = ps.SchedRW;
|
||||
let mayLoad = ps.mayLoad;
|
||||
let mayStore = ps.mayStore;
|
||||
let IsAtomicRet = ps.IsAtomicRet;
|
||||
let IsAtomicNoRet = ps.IsAtomicNoRet;
|
||||
let VM_CNT = ps.VM_CNT;
|
||||
let LGKM_CNT = ps.LGKM_CNT;
|
||||
|
||||
|
@ -66,6 +66,8 @@ class SM_Real <SM_Pseudo ps>
|
||||
let SchedRW = ps.SchedRW;
|
||||
let SubtargetPredicate = ps.SubtargetPredicate;
|
||||
let AsmMatchConverter = ps.AsmMatchConverter;
|
||||
let IsAtomicRet = ps.IsAtomicRet;
|
||||
let IsAtomicNoRet = ps.IsAtomicNoRet;
|
||||
|
||||
let TSFlags = ps.TSFlags;
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user