mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
Always break upon finding a vreg operand (in Release as well as +Asserts). Remove assertion which can no longer trigger.
llvm-svn: 148984
This commit is contained in:
parent
20a6580dff
commit
cd34c5aa54
@ -819,13 +819,8 @@ unsigned LiveIntervals::getReMatImplicitUse(const LiveInterval &li,
|
||||
if (TargetRegisterInfo::isPhysicalRegister(Reg) &&
|
||||
!allocatableRegs_[Reg])
|
||||
continue;
|
||||
// FIXME: For now, only remat MI with at most one register operand.
|
||||
assert(!RegOp &&
|
||||
"Can't rematerialize instruction with multiple register operand!");
|
||||
RegOp = MO.getReg();
|
||||
#ifdef NDEBUG
|
||||
break;
|
||||
#endif
|
||||
break; // Found vreg operand - leave the loop.
|
||||
}
|
||||
return RegOp;
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user