1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00

Revert 103911; it broke a test that expects bitconvert

<1xi64> -> i64 to work in MMX registers on hosts where -no-sse
is the default (not mine).  The right thing is
to accept this and make i64->f64 conversions go through memory,
but I don't have time right now.

llvm-svn: 103914
This commit is contained in:
Dale Johannesen 2010-05-16 20:19:04 +00:00
parent 15dce10b5a
commit cf2d4b9f91
2 changed files with 0 additions and 15 deletions

View File

@ -217,10 +217,6 @@ X86TargetLowering::X86TargetLowering(X86TargetMachine &TM)
if (!X86ScalarSSEf64) {
setOperationAction(ISD::BIT_CONVERT , MVT::f32 , Expand);
setOperationAction(ISD::BIT_CONVERT , MVT::i32 , Expand);
if (Subtarget->is64Bit()) {
setOperationAction(ISD::BIT_CONVERT , MVT::f64 , Expand);
setOperationAction(ISD::BIT_CONVERT , MVT::i64 , Expand);
}
}
// Scalar integer divide and remainder are lowered to use operations that

View File

@ -1,11 +0,0 @@
; RUN: llc -mtriple=x86_64-apple-darwin -mattr=-sse < %s
@x = common global i64 0 ; <i64*> [#uses=1]
define i32 @foo() nounwind readonly ssp {
entry:
%0 = load i64* @x, align 8 ; <i64> [#uses=1]
%1 = uitofp i64 %0 to double ; <double> [#uses=1]
%2 = fptosi double %1 to i32 ; <i32> [#uses=1]
ret i32 %2
}