mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
[X86] Remove extra spaces from MPX instruction asm strings.
llvm-svn: 257298
This commit is contained in:
parent
26e35e4614
commit
d1e44ba69a
@ -15,10 +15,10 @@
|
||||
|
||||
multiclass mpx_bound_make<bits<8> opc, string OpcodeStr> {
|
||||
def 32rm: I<opc, MRMSrcMem, (outs BNDR:$dst), (ins i32mem:$src),
|
||||
OpcodeStr#" \t{$src, $dst|$dst, $src}", []>,
|
||||
OpcodeStr#"\t{$src, $dst|$dst, $src}", []>,
|
||||
Requires<[HasMPX, Not64BitMode]>;
|
||||
def 64rm: RI<opc, MRMSrcMem, (outs BNDR:$dst), (ins i64mem:$src),
|
||||
OpcodeStr#" \t{$src, $dst|$dst, $src}", []>,
|
||||
OpcodeStr#"\t{$src, $dst|$dst, $src}", []>,
|
||||
Requires<[HasMPX, In64BitMode]>;
|
||||
}
|
||||
|
||||
@ -26,16 +26,16 @@ defm BNDMK : mpx_bound_make<0x1B, "bndmk">, XS;
|
||||
|
||||
multiclass mpx_bound_check<bits<8> opc, string OpcodeStr> {
|
||||
def 32rm: I<opc, MRMSrcMem, (outs), (ins BNDR:$src1, i32mem:$src2),
|
||||
OpcodeStr#" \t{$src2, $src1|$src1, $src2}", []>,
|
||||
OpcodeStr#"\t{$src2, $src1|$src1, $src2}", []>,
|
||||
Requires<[HasMPX, Not64BitMode]>;
|
||||
def 64rm: RI<opc, MRMSrcMem, (outs), (ins BNDR:$src1, i64mem:$src2),
|
||||
OpcodeStr#" \t{$src2, $src1|$src1, $src2}", []>,
|
||||
OpcodeStr#"\t{$src2, $src1|$src1, $src2}", []>,
|
||||
Requires<[HasMPX, In64BitMode]>;
|
||||
def 32rr: I<opc, MRMSrcReg, (outs), (ins BNDR:$src1, GR32:$src2),
|
||||
OpcodeStr#" \t{$src2, $src1|$src1, $src2}", []>,
|
||||
OpcodeStr#"\t{$src2, $src1|$src1, $src2}", []>,
|
||||
Requires<[HasMPX, Not64BitMode]>;
|
||||
def 64rr: RI<opc, MRMSrcReg, (outs), (ins BNDR:$src1, GR64:$src2),
|
||||
OpcodeStr#" \t{$src2, $src1|$src1, $src2}", []>,
|
||||
OpcodeStr#"\t{$src2, $src1|$src1, $src2}", []>,
|
||||
Requires<[HasMPX, In64BitMode]>;
|
||||
}
|
||||
defm BNDCL : mpx_bound_check<0x1A, "bndcl">, XS;
|
||||
@ -43,28 +43,28 @@ defm BNDCU : mpx_bound_check<0x1A, "bndcu">, XD;
|
||||
defm BNDCN : mpx_bound_check<0x1B, "bndcn">, XD;
|
||||
|
||||
def BNDMOVRMrr : I<0x1A, MRMSrcReg, (outs BNDR:$dst), (ins BNDR:$src),
|
||||
"bndmov \t{$src, $dst|$dst, $src}", []>, PD,
|
||||
"bndmov\t{$src, $dst|$dst, $src}", []>, PD,
|
||||
Requires<[HasMPX]>;
|
||||
def BNDMOVRM32rm : I<0x1A, MRMSrcMem, (outs BNDR:$dst), (ins i64mem:$src),
|
||||
"bndmov \t{$src, $dst|$dst, $src}", []>, PD,
|
||||
"bndmov\t{$src, $dst|$dst, $src}", []>, PD,
|
||||
Requires<[HasMPX, Not64BitMode]>;
|
||||
def BNDMOVRM64rm : RI<0x1A, MRMSrcMem, (outs BNDR:$dst), (ins i128mem:$src),
|
||||
"bndmov \t{$src, $dst|$dst, $src}", []>, PD,
|
||||
"bndmov\t{$src, $dst|$dst, $src}", []>, PD,
|
||||
Requires<[HasMPX, In64BitMode]>;
|
||||
|
||||
def BNDMOVMRrr : I<0x1B, MRMDestReg, (outs BNDR:$dst), (ins BNDR:$src),
|
||||
"bndmov \t{$src, $dst|$dst, $src}", []>, PD,
|
||||
"bndmov\t{$src, $dst|$dst, $src}", []>, PD,
|
||||
Requires<[HasMPX]>;
|
||||
def BNDMOVMR32mr : I<0x1B, MRMDestMem, (outs i64mem:$dst), (ins BNDR:$src),
|
||||
"bndmov \t{$src, $dst|$dst, $src}", []>, PD,
|
||||
"bndmov\t{$src, $dst|$dst, $src}", []>, PD,
|
||||
Requires<[HasMPX, Not64BitMode]>;
|
||||
def BNDMOVMR64mr : RI<0x1B, MRMDestMem, (outs i128mem:$dst), (ins BNDR:$src),
|
||||
"bndmov \t{$src, $dst|$dst, $src}", []>, PD,
|
||||
"bndmov\t{$src, $dst|$dst, $src}", []>, PD,
|
||||
Requires<[HasMPX, In64BitMode]>;
|
||||
|
||||
def BNDSTXmr: I<0x1B, MRMDestMem, (outs), (ins i64mem:$dst, BNDR:$src),
|
||||
"bndstx \t{$src, $dst|$dst, $src}", []>, PS,
|
||||
"bndstx\t{$src, $dst|$dst, $src}", []>, PS,
|
||||
Requires<[HasMPX]>;
|
||||
def BNDLDXrm: I<0x1A, MRMSrcMem, (outs BNDR:$dst), (ins i64mem:$src),
|
||||
"bndldx \t{$src, $dst|$dst, $src}", []>, PS,
|
||||
"bndldx\t{$src, $dst|$dst, $src}", []>, PS,
|
||||
Requires<[HasMPX]>;
|
||||
|
Loading…
x
Reference in New Issue
Block a user