mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
fix MSVC 2010 build.
llvm-svn: 115594
This commit is contained in:
parent
12a13def14
commit
d26ae30ed9
@ -1470,7 +1470,8 @@ static bool isSuitableForMask(MachineInstr *&MI, unsigned SrcReg,
|
||||
case ARM::COPY: {
|
||||
// Walk down one instruction which is potentially an 'and'.
|
||||
const MachineInstr &Copy = *MI;
|
||||
MachineBasicBlock::iterator AND(next(MachineBasicBlock::iterator(MI)));
|
||||
MachineBasicBlock::iterator AND(
|
||||
llvm::next(MachineBasicBlock::iterator(MI)));
|
||||
if (AND == MI->getParent()->end()) return false;
|
||||
MI = AND;
|
||||
return isSuitableForMask(MI, Copy.getOperand(0).getReg(),
|
||||
|
Loading…
Reference in New Issue
Block a user