RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity

ImmMask should be 3 for a two-bit field; Compact X86II

Browse Source 
llvm-svn: 28381
This commit is contained in:
Evan Cheng 2006-05-18 06:27:15 +00:00
parent 5651df758a
commit d49a6d7065
2 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/X86/X86.td
View File

@ -114,7 +114,7 @@ def X86InstrInfo : InstrInfo {
7, 7,
11, 11,
13, 13,
17]; 16];
} }
// The X86 target supports two different syntaxes for emitting machine code. // The X86 target supports two different syntaxes for emitting machine code.

5
lib/Target/X86/X86InstrInfo.h
View File

@ -120,7 +120,7 @@ namespace X86II {
// This two-bit field describes the size of an immediate operand. Zero is // This two-bit field describes the size of an immediate operand. Zero is
// unused so that we can tell if we forgot to set a value. // unused so that we can tell if we forgot to set a value.
ImmShift = 11, ImmShift = 11,
ImmMask = 7 << ImmShift, ImmMask = 3 << ImmShift,
Imm8 = 1 << ImmShift, Imm8 = 1 << ImmShift,
Imm16 = 2 << ImmShift, Imm16 = 2 << ImmShift,
Imm32 = 3 << ImmShift, Imm32 = 3 << ImmShift,
@ -161,8 +161,7 @@ namespace X86II {
// SpecialFP - Special instruction forms. Dispatch by opcode explicitly. // SpecialFP - Special instruction forms. Dispatch by opcode explicitly.
SpecialFP = 7 << FPTypeShift, SpecialFP = 7 << FPTypeShift,
// Bit 15 is unused. OpcodeShift = 16,
OpcodeShift = 17,
OpcodeMask = 0xFF << OpcodeShift, OpcodeMask = 0xFF << OpcodeShift,
// Bits 25 -> 31 are unused // Bits 25 -> 31 are unused
}; };