RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
Code Issues Projects Releases Wiki Activity

[InstCombine] remove redundant tests

Browse Source 
The first test in this file is duplicated exactly in and.ll -> test33.
We have commuted and vector variants there too.

The second test is a composite of 2 folds. The first fold is tested
independently in add.ll -> flip_and_mask (including vector variant).
After that transform fires, the IR is identical to the first transform.

llvm-svn: 302676
This commit is contained in:
Sanjay Patel 2017-05-10 14:54:49 +00:00
parent 984fd017a0
commit d548d9e52a
1 changed files with 0 additions and 34 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
test/Transforms/InstCombine/bit-tracking.ll
View File

@ -1,34 +0,0 @@
; RUN: opt < %s -instcombine -S | FileCheck %s
; This file contains various testcases that require tracking whether bits are
; set or cleared by various instructions.
; Reduce down to a single XOR
define i32 @test3(i32 %B) {
; CHECK-LABEL: @test3(
; CHECK-NEXT: [[TMP_8:%.*]] = xor i32 %B, 1
; CHECK-NEXT: ret i32 [[TMP_8]]
;
%ELIMinc = and i32 %B, 1
%tmp.5 = xor i32 %ELIMinc, 1
%ELIM7 = and i32 %B, -2
%tmp.8 = or i32 %tmp.5, %ELIM7
ret i32 %tmp.8
}
; Finally, a bigger case where we chain things together. This corresponds to
; incrementing a single-bit bitfield, which should become just an xor.
define i32 @test4(i32 %B) {
; CHECK-LABEL: @test4(
; CHECK-NEXT: [[TMP_8:%.*]] = xor i32 %B, 1
; CHECK-NEXT: ret i32 [[TMP_8]]
;
%ELIM3 = shl i32 %B, 31
%ELIM4 = ashr i32 %ELIM3, 31
%inc = add i32 %ELIM4, 1
%ELIM5 = and i32 %inc, 1
%ELIM7 = and i32 %B, -2
%tmp.8 = or i32 %ELIM5, %ELIM7
ret i32 %tmp.8
}