1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00

[Hexagon] Removing extra gen line.

llvm-svn: 252447
This commit is contained in:
Colin LeMahieu 2015-11-09 05:31:39 +00:00
parent 386150c550
commit d80e0ce601

View File

@ -11,8 +11,7 @@ LIBRARYNAME = LLVMHexagonCodeGen
TARGET = Hexagon TARGET = Hexagon
# Make sure that tblgen is run, first thing. # Make sure that tblgen is run, first thing.
BUILT_SOURCES = HexagonGen.inc \ BUILT_SOURCES = HexagonGenRegisterInfo.inc \
HexagonGenRegisterInfo.inc \
HexagonGenInstrInfo.inc \ HexagonGenInstrInfo.inc \
HexagonGenAsmMatcher.inc \ HexagonGenAsmMatcher.inc \
HexagonGenAsmWriter.inc \ HexagonGenAsmWriter.inc \