RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV] Remove unused SchedWrites WriteFConv32/WriteFConv64/WriteFMov32/WriteFMov64.

Browse Source 
It doesn't look like any instructions have ever been assigned to these classes.

Reviewed By: HsiangKai

Differential Revision: https://reviews.llvm.org/D99050
This commit is contained in:
Craig Topper 2021-03-22 20:29:15 -07:00
parent 235428ba54
commit d8e6baf366
1 changed files with 0 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/RISCV/RISCVSchedule.td
View File

@ -67,8 +67,6 @@ def WriteFCvtF64ToI64 : SchedWrite; // RV64I only
def WriteFCvtF32ToF64 : SchedWrite;
def WriteFCvtF64ToF32 : SchedWrite;
def WriteFConv32 : SchedWrite; // 32-bit floating point convert
def WriteFConv64 : SchedWrite; // 64-bit floating point convert
def WriteFClass32 : SchedWrite; // 32-bit floating point classify
def WriteFClass64 : SchedWrite; // 64-bit floating point classify
def WriteFCmp32 : SchedWrite; // 32-bit floating point compare
@ -83,8 +81,6 @@ def WriteFMovI32ToF32 : SchedWrite;
def WriteFMovF64ToI64 : SchedWrite; // RV64I only
def WriteFMovI64ToF64 : SchedWrite; // RV64I only
def WriteFMov32 : SchedWrite; // 32-bit floating point move
def WriteFMov64 : SchedWrite; // 64-bit floating point move
def WriteFLD32 : SchedWrite; // Floating point sp load
def WriteFLD64 : SchedWrite; // Floating point dp load
def WriteFST32 : SchedWrite; // Floating point sp store