mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
Recognize vst1.64 / vld1.64 with 3 and 4 regs as load from / store to stack stuff
(this corresponds by spilling/reloading regs in DTriple / DQuad reg classes). No testcase, found by inspection. llvm-svn: 161300
This commit is contained in:
parent
6dd5c91aae
commit
dca34647bc
@ -888,6 +888,8 @@ ARMBaseInstrInfo::isStoreToStackSlot(const MachineInstr *MI,
|
||||
}
|
||||
break;
|
||||
case ARM::VST1q64:
|
||||
case ARM::VST1d64TPseudo:
|
||||
case ARM::VST1d64QPseudo:
|
||||
if (MI->getOperand(0).isFI() &&
|
||||
MI->getOperand(2).getSubReg() == 0) {
|
||||
FrameIndex = MI->getOperand(0).getIndex();
|
||||
@ -1056,6 +1058,8 @@ ARMBaseInstrInfo::isLoadFromStackSlot(const MachineInstr *MI,
|
||||
}
|
||||
break;
|
||||
case ARM::VLD1q64:
|
||||
case ARM::VLD1d64TPseudo:
|
||||
case ARM::VLD1d64QPseudo:
|
||||
if (MI->getOperand(1).isFI() &&
|
||||
MI->getOperand(0).getSubReg() == 0) {
|
||||
FrameIndex = MI->getOperand(1).getIndex();
|
||||
|
Loading…
Reference in New Issue
Block a user