mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
Fix some trailing issues from my introduction of MVT::untyped and its use for REGISTER_SEQUENCE.
llvm-svn: 133567
This commit is contained in:
parent
8e5c09b7dc
commit
deeadc6b55
@ -290,7 +290,17 @@ static void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &RegDefPos,
|
||||
// Special handling for untyped values. These values can only come from
|
||||
// the expansion of custom DAG-to-DAG patterns.
|
||||
if (VT == MVT::untyped) {
|
||||
unsigned Opcode = RegDefPos.GetNode()->getMachineOpcode();
|
||||
const SDNode *Node = RegDefPos.GetNode();
|
||||
unsigned Opcode = Node->getMachineOpcode();
|
||||
|
||||
if (Opcode == TargetOpcode::REG_SEQUENCE) {
|
||||
unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();
|
||||
const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);
|
||||
RegClass = RC->getID();
|
||||
Cost = 1;
|
||||
return;
|
||||
}
|
||||
|
||||
unsigned Idx = RegDefPos.GetIdx();
|
||||
const TargetInstrDesc Desc = TII->get(Opcode);
|
||||
const TargetRegisterClass *RC = Desc.getRegClass(Idx, TRI);
|
||||
|
@ -133,6 +133,7 @@ std::string EVT::getEVTString() const {
|
||||
case MVT::v2f64: return "v2f64";
|
||||
case MVT::v4f64: return "v4f64";
|
||||
case MVT::Metadata:return "Metadata";
|
||||
case MVT::untyped: return "untyped";
|
||||
}
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user