mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
Check in missing file.
llvm-svn: 64410
This commit is contained in:
parent
5a21722625
commit
df5d8dfbcb
@ -213,8 +213,9 @@ void AlphaInstrInfo::storeRegToAddr(MachineFunction &MF, unsigned SrcReg,
|
||||
Opc = Alpha::STQ;
|
||||
else
|
||||
abort();
|
||||
DebugLoc DL = DebugLoc::getUnknownLoc();
|
||||
MachineInstrBuilder MIB =
|
||||
BuildMI(MF, get(Opc)).addReg(SrcReg, false, false, isKill);
|
||||
BuildMI(MF, DL, get(Opc)).addReg(SrcReg, false, false, isKill);
|
||||
for (unsigned i = 0, e = Addr.size(); i != e; ++i) {
|
||||
MachineOperand &MO = Addr[i];
|
||||
if (MO.isReg())
|
||||
@ -261,8 +262,9 @@ void AlphaInstrInfo::loadRegFromAddr(MachineFunction &MF, unsigned DestReg,
|
||||
Opc = Alpha::LDQ;
|
||||
else
|
||||
abort();
|
||||
DebugLoc DL = DebugLoc::getUnknownLoc();
|
||||
MachineInstrBuilder MIB =
|
||||
BuildMI(MF, get(Opc), DestReg);
|
||||
BuildMI(MF, DL, get(Opc), DestReg);
|
||||
for (unsigned i = 0, e = Addr.size(); i != e; ++i) {
|
||||
MachineOperand &MO = Addr[i];
|
||||
if (MO.isReg())
|
||||
|
Loading…
Reference in New Issue
Block a user