1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 20:12:56 +02:00

[InstCombine] Add test case demonstrating that we don't handle icmp eq (trunc (lshr(X, cst1)), cst->icmp (and X, mask), cst when the shift type is larger than 64-bits. NFC

llvm-svn: 306508
This commit is contained in:
Craig Topper 2017-06-28 06:42:48 +00:00
parent 11f0187c4e
commit e1b23afe7f
2 changed files with 22 additions and 0 deletions

View File

@ -379,6 +379,7 @@ struct bind_const_intval_ty {
template <typename ITy> bool match(ITy *V) {
if (const auto *CV = dyn_cast<ConstantInt>(V))
if (CV->getBitWidth() <= 64) {
return false;
VR = CV->getZExtValue();
return true;
}

View File

@ -762,6 +762,27 @@ define i1 @test52(i32 %x1) {
ret i1 %A
}
; TODO we have a 64-bit or less restriction in the handling for this pattern. We should remove that and do the same thing we do above.
define i1 @test52b(i128 %x1) {
; CHECK-LABEL: @test52b(
; CHECK-NEXT: [[CONV:%.*]] = and i128 [[X1:%.*]], 255
; CHECK-NEXT: [[CMP:%.*]] = icmp eq i128 [[CONV]], 127
; CHECK-NEXT: [[TMP2:%.*]] = lshr i128 [[X1]], 16
; CHECK-NEXT: [[TMP3:%.*]] = trunc i128 [[TMP2]] to i8
; CHECK-NEXT: [[CMP15:%.*]] = icmp eq i8 [[TMP3]], 76
; CHECK-NEXT: [[A:%.*]] = and i1 [[CMP]], [[CMP15]]
; CHECK-NEXT: ret i1 [[A]]
;
%conv = and i128 %x1, 255
%cmp = icmp eq i128 %conv, 127
%tmp2 = lshr i128 %x1, 16
%tmp3 = trunc i128 %tmp2 to i8
%cmp15 = icmp eq i8 %tmp3, 76
%A = and i1 %cmp, %cmp15
ret i1 %A
}
; PR9838
define i1 @test53(i32 %a, i32 %b) {
; CHECK-LABEL: @test53(