mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
Make data structures private.
llvm-svn: 147979
This commit is contained in:
parent
e0f4bb054e
commit
e65885114c
@ -62,7 +62,6 @@ class RegAllocBase {
|
||||
// registers may have changed.
|
||||
unsigned UserTag;
|
||||
|
||||
protected:
|
||||
// Array of LiveIntervalUnions indexed by physical register.
|
||||
class LiveUnionArray {
|
||||
unsigned NumRegs;
|
||||
@ -83,17 +82,19 @@ protected:
|
||||
}
|
||||
};
|
||||
|
||||
const TargetRegisterInfo *TRI;
|
||||
MachineRegisterInfo *MRI;
|
||||
VirtRegMap *VRM;
|
||||
LiveIntervals *LIS;
|
||||
RegisterClassInfo RegClassInfo;
|
||||
LiveUnionArray PhysReg2LiveUnion;
|
||||
|
||||
// Current queries, one per physreg. They must be reinitialized each time we
|
||||
// query on a new live virtual register.
|
||||
OwningArrayPtr<LiveIntervalUnion::Query> Queries;
|
||||
|
||||
protected:
|
||||
const TargetRegisterInfo *TRI;
|
||||
MachineRegisterInfo *MRI;
|
||||
VirtRegMap *VRM;
|
||||
LiveIntervals *LIS;
|
||||
RegisterClassInfo RegClassInfo;
|
||||
|
||||
RegAllocBase(): UserTag(0), TRI(0), MRI(0), VRM(0), LIS(0) {}
|
||||
|
||||
virtual ~RegAllocBase() {}
|
||||
@ -110,6 +111,11 @@ protected:
|
||||
return Queries[PhysReg];
|
||||
}
|
||||
|
||||
// Get direct access to the underlying LiveIntervalUnion for PhysReg.
|
||||
LiveIntervalUnion &getLiveUnion(unsigned PhysReg) {
|
||||
return PhysReg2LiveUnion[PhysReg];
|
||||
}
|
||||
|
||||
// Invalidate all cached information about virtual registers - live ranges may
|
||||
// have changed.
|
||||
void invalidateVirtRegs() { ++UserTag; }
|
||||
|
@ -250,9 +250,9 @@ unsigned RABasic::selectOrSplit(LiveInterval &VirtReg,
|
||||
// Found an available register.
|
||||
return PhysReg;
|
||||
}
|
||||
Queries[interfReg].collectInterferingVRegs(1);
|
||||
LiveInterval *interferingVirtReg =
|
||||
Queries[interfReg].interferingVRegs().front();
|
||||
LiveIntervalUnion::Query &IntfQ = query(VirtReg, interfReg);
|
||||
IntfQ.collectInterferingVRegs(1);
|
||||
LiveInterval *interferingVirtReg = IntfQ.interferingVRegs().front();
|
||||
|
||||
// The current VirtReg must either be spillable, or one of its interferences
|
||||
// must have less spill weight.
|
||||
|
@ -1288,7 +1288,7 @@ void RAGreedy::calcGapWeights(unsigned PhysReg,
|
||||
// surrounding the instruction. The exception is interference before
|
||||
// StartIdx and after StopIdx.
|
||||
//
|
||||
LiveIntervalUnion::SegmentIter IntI = PhysReg2LiveUnion[*AI].find(StartIdx);
|
||||
LiveIntervalUnion::SegmentIter IntI = getLiveUnion(*AI).find(StartIdx);
|
||||
for (unsigned Gap = 0; IntI.valid() && IntI.start() < StopIdx; ++IntI) {
|
||||
// Skip the gaps before IntI.
|
||||
while (Uses[Gap+1].getBoundaryIndex() < IntI.start())
|
||||
@ -1624,7 +1624,7 @@ bool RAGreedy::runOnMachineFunction(MachineFunction &mf) {
|
||||
ExtraRegInfo.clear();
|
||||
ExtraRegInfo.resize(MRI->getNumVirtRegs());
|
||||
NextCascade = 1;
|
||||
IntfCache.init(MF, &PhysReg2LiveUnion[0], Indexes, TRI);
|
||||
IntfCache.init(MF, &getLiveUnion(0), Indexes, TRI);
|
||||
GlobalCand.resize(32); // This will grow as needed.
|
||||
|
||||
allocatePhysRegs();
|
||||
|
Loading…
Reference in New Issue
Block a user