1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00

Code clean up.

llvm-svn: 48856
This commit is contained in:
Evan Cheng 2008-03-27 01:45:11 +00:00
parent aca67f0b29
commit e66720fd57

View File

@ -734,19 +734,20 @@ unsigned X86InstrInfo::isStoreToStackSlot(MachineInstr *MI,
} }
static bool regIsPICBase(MachineInstr *MI, unsigned BaseReg) { /// regIsPICBase - Return true if register is PIC base (i.e.g defined by
MachineRegisterInfo &MRI = MI->getParent()->getParent()->getRegInfo(); /// X86::MOVPC32r.
bool isPICBase = false; static bool regIsPICBase(unsigned BaseReg, MachineRegisterInfo &MRI) {
for (MachineRegisterInfo::def_iterator I = MRI.def_begin(BaseReg), bool isPICBase = false;
E = MRI.def_end(); I != E; ++I) { for (MachineRegisterInfo::def_iterator I = MRI.def_begin(BaseReg),
MachineInstr *DefMI = I.getOperand().getParent(); E = MRI.def_end(); I != E; ++I) {
if (DefMI->getOpcode() != X86::MOVPC32r) MachineInstr *DefMI = I.getOperand().getParent();
return false; if (DefMI->getOpcode() != X86::MOVPC32r)
assert(!isPICBase && "More than one PIC base?"); return false;
isPICBase = true; assert(!isPICBase && "More than one PIC base?");
} isPICBase = true;
return isPICBase; }
} return isPICBase;
}
bool X86InstrInfo::isReallyTriviallyReMaterializable(MachineInstr *MI) const { bool X86InstrInfo::isReallyTriviallyReMaterializable(MachineInstr *MI) const {
switch (MI->getOpcode()) { switch (MI->getOpcode()) {
@ -799,7 +800,8 @@ bool X86InstrInfo::isReallyTriviallyReMaterializable(MachineInstr *MI) const {
if (BaseReg == 0) if (BaseReg == 0)
return true; return true;
// Allow re-materialization of lea PICBase + x. // Allow re-materialization of lea PICBase + x.
return regIsPICBase(MI, BaseReg); MachineRegisterInfo &MRI = MI->getParent()->getParent()->getRegInfo();
return regIsPICBase(BaseReg, MRI);
} }
return false; return false;
} }