mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
[docs][JITLink] Add a JITLink design and API document.
This commit is contained in:
parent
c9e54585ca
commit
e6ec15b603
1057
docs/JITLink.rst
Normal file
1057
docs/JITLink.rst
Normal file
File diff suppressed because it is too large
Load Diff
@ -33,7 +33,6 @@ LLVM and API reference documentation.
|
||||
MarkedUpDisassembly
|
||||
MIRLangRef
|
||||
OptBisect
|
||||
ORCv2
|
||||
PDB/index
|
||||
ScudoHardenedAllocator
|
||||
MemTagSanitizer
|
||||
@ -62,10 +61,6 @@ API Reference
|
||||
|
||||
`Documentation for Go bindings <http://godoc.org/llvm.org/llvm/bindings/go/llvm>`_
|
||||
|
||||
:doc:`ORCv2`
|
||||
Describes the design and implementation of the ORC APIs, including some
|
||||
usage examples, and a guide for users transitioning from ORCv1 to ORCv2.
|
||||
|
||||
LLVM Reference
|
||||
--------------
|
||||
|
||||
|
@ -42,6 +42,8 @@ intermediate LLVM representation.
|
||||
MemorySSA
|
||||
MergeFunctions
|
||||
MCJITDesignAndImplementation
|
||||
ORCv2
|
||||
JITLink
|
||||
NVPTXUsage
|
||||
Phabricator
|
||||
Passes
|
||||
@ -171,6 +173,14 @@ JIT
|
||||
:doc:`MCJITDesignAndImplementation`
|
||||
Describes the inner workings of MCJIT execution engine.
|
||||
|
||||
:doc:`ORCv2`
|
||||
Describes the design and implementation of the ORC APIs, including some
|
||||
usage examples, and a guide for users transitioning from ORCv1 to ORCv2.
|
||||
|
||||
:doc:`JITLink`
|
||||
Describes the design and APIs for the JITLink library, ORC's new JIT
|
||||
linker.
|
||||
|
||||
:doc:`DebuggingJITedCode`
|
||||
How to debug JITed code with GDB.
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user