RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

[llvm-exegesis] Fix 44b9942898c7.

Browse Source 
Summary:
Add missing stack release instructions in
loadImplicitRegAndFinalize.

Reviewers: pengfei, gchatelet

Subscribers: tschuett, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D70903
This commit is contained in:
Clement Courbet 2019-12-02 14:58:41 +01:00
parent 2926999f1a
commit e9195205b7
2 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
test/tools/llvm-exegesis/X86/latency-SQRTSSr.s Normal file
View File

@ -0,0 +1,13 @@
# RUN: llvm-exegesis -mode=latency -opcode-name=SQRTSSr -repetition-mode=loop | FileCheck %s
# Check that the setup code for MXCSR does not crash the snippet.
CHECK: ---
CHECK-NEXT: mode: latency
CHECK-NEXT: key:
CHECK-NEXT: instructions:
CHECK-NEXT: SQRTSSr
CHECK-NEXT: config: ''
CHECK-NEXT: register_initial_values:
CHECK-NOT: crashed
CHECK-LAST: ...

1
tools/llvm-exegesis/lib/X86/Target.cpp
View File

@ -513,6 +513,7 @@ ConstantInliner::loadImplicitRegAndFinalize(unsigned Opcode, unsigned Value) {
.addReg(0) // IndexReg
.addImm(0) // Disp
.addReg(0)); // Segment
add(releaseStackSpace(4));
return std::move(Instructions);
}