mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 12:41:49 +01:00
X86: Use MOV32r0 pseudo instead of directly emitting xor
This was producing reg = xor undef reg, undef reg. This looks similar to a use of a value to define itself, and I want to disallow undef uses for SSA virtual registers. If this were to use implicit_def, there's no guarantee the two operands end up using the same register (I think no guarantee exists even if the two operands start out as the same register, but this was violated when I switched this to use an explicit implicit_def). The MOV32r0 pseudo evidently exists to handle this case, so use it instead. This was more work than I expected for the 64-bit case, but I didn't see any helper for materializing a 64-bit 0.
This commit is contained in:
parent
c54efa8eb5
commit
ea76595b8b
@ -32469,12 +32469,17 @@ X86TargetLowering::emitLongJmpShadowStackFix(MachineInstr &MI,
|
||||
MBB->addSuccessor(checkSspMBB);
|
||||
|
||||
// Initialize a register with zero.
|
||||
Register ZReg = MRI.createVirtualRegister(PtrRC);
|
||||
unsigned XorRROpc = (PVT == MVT::i64) ? X86::XOR64rr : X86::XOR32rr;
|
||||
BuildMI(checkSspMBB, DL, TII->get(XorRROpc))
|
||||
.addDef(ZReg)
|
||||
.addReg(ZReg, RegState::Undef)
|
||||
.addReg(ZReg, RegState::Undef);
|
||||
Register ZReg = MRI.createVirtualRegister(&X86::GR32RegClass);
|
||||
BuildMI(checkSspMBB, DL, TII->get(X86::MOV32r0), ZReg);
|
||||
|
||||
if (PVT == MVT::i64) {
|
||||
Register TmpZReg = MRI.createVirtualRegister(PtrRC);
|
||||
BuildMI(checkSspMBB, DL, TII->get(X86::SUBREG_TO_REG), TmpZReg)
|
||||
.addImm(0)
|
||||
.addReg(ZReg)
|
||||
.addImm(X86::sub_32bit);
|
||||
ZReg = TmpZReg;
|
||||
}
|
||||
|
||||
// Read the current SSP Register value to the zeroed register.
|
||||
Register SSPCopyReg = MRI.createVirtualRegister(PtrRC);
|
||||
|
@ -38,7 +38,7 @@ define i32 @bar(i32 %i) local_unnamed_addr {
|
||||
; X86_64-NEXT: .cfi_offset %rbp, -16
|
||||
; X86_64-NEXT: movq _buf@{{.*}}(%rip), %rax
|
||||
; X86_64-NEXT: movq (%rax), %rax
|
||||
; X86_64-NEXT: xorq %rdx, %rdx
|
||||
; X86_64-NEXT: xorl %edx, %edx
|
||||
; X86_64-NEXT: rdsspq %rdx
|
||||
; X86_64-NEXT: testq %rdx, %rdx
|
||||
; X86_64-NEXT: je LBB0_5
|
||||
|
Loading…
x
Reference in New Issue
Block a user