RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Fix a condition in HexagonEarlyIfConv.cpp

Browse Source 
This fixes llvm.org/PR32265.

llvm-svn: 297745
This commit is contained in:
Krzysztof Parzyszek 2017-03-14 15:21:33 +00:00
parent 22fe5e2fec
commit ec4b4310e8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Hexagon/HexagonEarlyIfConv.cpp
View File

@ -482,7 +482,7 @@ unsigned HexagonEarlyIfConversion::computePhiCost(const MachineBasicBlock *B,
const MachineOperand &RB = MI.getOperand(3);
assert(RA.isReg() && RB.isReg());
// Must have a MUX if the phi uses a subregister.
if (RA.getSubReg() != 0 || RA.getSubReg() != 0) {
if (RA.getSubReg() != 0 || RB.getSubReg() != 0) {
Cost++;
continue;
}