RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00
Code Issues Projects Releases Wiki Activity

Get the register and count from the register list operands.

Browse Source 
llvm-svn: 118458
This commit is contained in:
Bill Wendling 2010-11-08 23:51:20 +00:00
parent ab76e02a12
commit f080f8ddfe
1 changed files with 5 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
lib/Target/ARM/ARMMCCodeEmitter.cpp
View File

@ -378,14 +378,11 @@ getBitfieldInvertedMaskOpValue(const MCInst &MI, unsigned Op,
unsigned ARMMCCodeEmitter::
getRegisterListOpValue(const MCInst &MI, unsigned Op,
SmallVectorImpl<MCFixup> &Fixups) const {
// Convert a list of GPRs into a bitfield (R0 -> bit 0). For each
// register in the list, set the corresponding bit.
unsigned Binary = 0;
for (unsigned i = Op, e = MI.getNumOperands(); i < e; ++i) {
unsigned regno = getARMRegisterNumbering(MI.getOperand(i).getReg());
Binary |= 1 << regno;
}
SmallVectorImpl<MCFixup> &) const {
// {12-8} = Rd
// {7-0} = count
unsigned Binary = getARMRegisterNumbering(MI.getOperand(Op).getReg()) << 8;
Binary |= MI.getOperand(Op + 1).getImm() & 0xFF;
return Binary;
}