mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
Resolving MSVC warnings about switch statements with a default label, but no case labels. No functional changes intended.
llvm-svn: 209126
This commit is contained in:
parent
337b997df4
commit
f2386ff79f
@ -827,14 +827,11 @@ bool ARM64InstrInfo::optimizeCompareInstr(
|
||||
|
||||
/// Return true if this is this instruction has a non-zero immediate
|
||||
bool ARM64InstrInfo::hasNonZeroImm(const MachineInstr *MI) const {
|
||||
switch (MI->getOpcode()) {
|
||||
default:
|
||||
if (MI->getOperand(3).isImm()) {
|
||||
unsigned val = MI->getOperand(3).getImm();
|
||||
return (val != 0);
|
||||
}
|
||||
break;
|
||||
if (MI->getOperand(3).isImm()) {
|
||||
unsigned val = MI->getOperand(3).getImm();
|
||||
return (val != 0);
|
||||
}
|
||||
|
||||
return false;
|
||||
}
|
||||
|
||||
|
@ -37,10 +37,8 @@ AMDGPUMCInstLower::AMDGPUMCInstLower(MCContext &ctx, const AMDGPUSubtarget &st):
|
||||
{ }
|
||||
|
||||
enum AMDGPUMCInstLower::SISubtarget
|
||||
AMDGPUMCInstLower::AMDGPUSubtargetToSISubtarget(unsigned Gen) const {
|
||||
switch (Gen) {
|
||||
default: return AMDGPUMCInstLower::SI;
|
||||
}
|
||||
AMDGPUMCInstLower::AMDGPUSubtargetToSISubtarget(unsigned) const {
|
||||
return AMDGPUMCInstLower::SI;
|
||||
}
|
||||
|
||||
unsigned AMDGPUMCInstLower::getMCOpcode(unsigned MIOpcode) const {
|
||||
|
Loading…
Reference in New Issue
Block a user