RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Misc fixes to r255807

Browse Source 
llvm-svn: 255811
This commit is contained in:
Krzysztof Parzyszek 2015-12-16 20:07:04 +00:00
parent 9300845b3d
commit f373b2ef1b
1 changed files with 3 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
View File

@ -462,13 +462,13 @@ static const MachineOperand &getPostIncrementOperand(const MachineInstr *MI,
return MO; return MO;
#else #else
if (MI->mayLoad()) { if (MI->mayLoad()) {
MachineOperand &Op1 = MI->getOperand(1); const MachineOperand &Op1 = MI->getOperand(1);
// The 2nd operand is always the post increment operand in load. // The 2nd operand is always the post increment operand in load.
assert(Op1.isReg() && "Post increment operand has be to a register."); assert(Op1.isReg() && "Post increment operand has be to a register.");
return Op1; return Op1;
} }
if (MI->getDesc().mayStore()) { if (MI->getDesc().mayStore()) {
MachineOperand &Op0 = MI->getOperand(0); const MachineOperand &Op0 = MI->getOperand(0);
// The 1st operand is always the post increment operand in store. // The 1st operand is always the post increment operand in store.
assert(Op0.isReg() && "Post increment operand has be to a register."); assert(Op0.isReg() && "Post increment operand has be to a register.");
return Op0; return Op0;
@ -1162,16 +1162,11 @@ bool HexagonPacketizerList::isLegalToPacketizeTogether(SUnit *SUI, SUnit *SUJ) {
MachineInstr *NextMI = NextMII; MachineInstr *NextMI = NextMII;
bool secondRegMatch = false; bool secondRegMatch = false;
bool maintainNewValueJump = false;
const MachineOperand &NOp0 = NextMI->getOperand(0); const MachineOperand &NOp0 = NextMI->getOperand(0);
const MachineOperand &NOp1 = NextMI->getOperand(1); const MachineOperand &NOp1 = NextMI->getOperand(1);
if (NOp1.isReg() && I->getOperand(0).getReg() == NOp1.getReg()) { if (NOp1.isReg() && I->getOperand(0).getReg() == NOp1.getReg())
secondRegMatch = true; secondRegMatch = true;
maintainNewValueJump = true;
} else if (I->getOperand(0).getReg() == NOp0.getReg()) {
maintainNewValueJump = true;
}
for (auto I : CurrentPacketMIs) { for (auto I : CurrentPacketMIs) {
SUnit *PacketSU = MIToSUnit.find(I)->second; SUnit *PacketSU = MIToSUnit.find(I)->second;