RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00
Code Issues Projects Releases Wiki Activity

[TableGen] Pull the increment of a variable out of an assert.

Browse Source 
The variable is only used by the assert so the code was fine
before, but it was flagged in PR47072.
This commit is contained in:
Craig Topper 2020-08-09 20:24:54 -07:00
parent fc9284d5ff
commit f4233be412
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
utils/TableGen/RegisterInfoEmitter.cpp
View File

@ -1288,7 +1288,8 @@ RegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target,
OS << CGH.getMode(M).Name;
OS << ")\n";
for (const auto &RC : RegisterClasses) {
assert(RC.EnumValue == EV++ && "Unexpected order of register classes");
assert(RC.EnumValue == EV && "Unexpected order of register classes");
++EV;
(void)EV;
const RegSizeInfo &RI = RC.RSI.get(M);
OS << " { " << RI.RegSize << ", " << RI.SpillSize << ", "