RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 03:23:01 +02:00
Code Issues Projects Releases Wiki Activity

[X86] Add test cases showing the disassembler producing an xmm16-xmm31 register in 32-bit mode.

Browse Source 
We aren't properly suppressing the reading of VEX.R' and VEX.V' in 32-bit mode.

llvm-svn: 333713
This commit is contained in:
Craig Topper 2018-06-01 00:10:32 +00:00
parent 701117320d
commit f43a9f9a66
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/MC/Disassembler/X86/x86-32.txt
View File

@ -883,3 +883,9 @@
#CHECK: enclv
0x0f 0x01 0xc0
#CHECK: vaddps %xmm2, %xmm1, %xmm16
0x62 0xe1 0x74 0x00 0x58 0xc2
#CHECK: vgatherdps (%esi,%zmm16,4), %zmm1 {%k2}
0x62 0xf2 0x7d 0x42 0x92 0x0c 0x86