RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-18 18:42:46 +02:00
Code Issues Projects Releases Wiki Activity

AMDGPU/GlobalISel: Remove leftover setAction

Browse Source 
Also move G_GEP actions together.

llvm-svn: 352168
This commit is contained in:
Matt Arsenault 2019-01-25 04:54:00 +00:00
parent fe67015989
commit f4a5a82995
1 changed files with 8 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
View File

@ -93,9 +93,6 @@ AMDGPULegalizerInfo::AMDGPULegalizerInfo(const GCNSubtarget &ST,
setAction({G_BRCOND, S1}, Legal);
setAction({G_ASHR, S32}, Legal);
setAction({G_ASHR, 1, S32}, Legal);
getActionDefinitionsBuilder({G_ADD, G_SUB, G_MUL, G_UMULH, G_SMULH})
.legalFor({S32})
.scalarize(0);
@ -186,6 +183,14 @@ AMDGPULegalizerInfo::AMDGPULegalizerInfo(const GCNSubtarget &ST,
setAction({G_GEP, 1, IdxTy}, Legal);
}
// FIXME: When RegBankSelect inserts copies, it will only create new registers
// with scalar types. This means we can end up with G_LOAD/G_STORE/G_GEP
// instruction with scalar types for their pointer operands. In assert builds,
// the instruction selector will assert if it sees a generic instruction which
// isn't legal, so we need to tell it that scalar types are legal for pointer
// operands
setAction({G_GEP, S64}, Legal);
setAction({G_BLOCK_ADDR, CodePtr}, Legal);
getActionDefinitionsBuilder({G_ICMP, G_FCMP})
@ -288,14 +293,6 @@ AMDGPULegalizerInfo::AMDGPULegalizerInfo(const GCNSubtarget &ST,
Shifts.clampScalar(0, S32, S64);
Shifts.clampScalar(1, S32, S32);
// FIXME: When RegBankSelect inserts copies, it will only create new
// registers with scalar types. This means we can end up with
// G_LOAD/G_STORE/G_GEP instruction with scalar types for their pointer
// operands. In assert builds, the instruction selector will assert
// if it sees a generic instruction which isn't legal, so we need to
// tell it that scalar types are legal for pointer operands
setAction({G_GEP, S64}, Legal);
for (unsigned Op : {G_EXTRACT_VECTOR_ELT, G_INSERT_VECTOR_ELT}) {
unsigned VecTypeIdx = Op == G_EXTRACT_VECTOR_ELT ? 1 : 0;
unsigned EltTypeIdx = Op == G_EXTRACT_VECTOR_ELT ? 0 : 1;