RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 19:12:56 +02:00
Code Issues Projects Releases Wiki Activity

[SimplifyCFG] Try and pacify buildbots after r277325

Browse Source 
It looks like the two independent parts of the rotate operation (a lshr and shl) are being reordered on some bots. Add CHECK-DAGs to account for this.

llvm-svn: 277329
This commit is contained in:
James Molloy 2016-08-01 08:09:55 +00:00
parent 07c52fed4f
commit f51508cc0b
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
test/Transforms/SimplifyCFG/rangereduce.ll
View File

@ -4,8 +4,8 @@ target datalayout = "e-n32"
; CHECK-LABEL: @test1
; CHECK: %1 = sub i32 %a, 97
; CHECK: %2 = lshr i32 %1, 2
; CHECK: %3 = shl i32 %1, 30
; CHECK-DAG: %2 = lshr i32 %1, 2
; CHECK-DAG: %3 = shl i32 %1, 30
; CHECK: %4 = or i32 %2, %3
; CHECK: switch i32 %4, label %def [
; CHECK: i32 0, label %one
@ -121,8 +121,8 @@ three:
; CHECK-LABEL: @test6
; CHECK: %1 = sub i32 %a, -109
; CHECK: %2 = lshr i32 %1, 2
; CHECK: %3 = shl i32 %1, 30
; CHECK-DAG: %2 = lshr i32 %1, 2
; CHECK-DAG: %3 = shl i32 %1, 30
; CHECK: %4 = or i32 %2, %3
; CHECK: switch i32 %4, label %def [
define i32 @test6(i32 %a) optsize {
@ -146,8 +146,8 @@ three:
; CHECK-LABEL: @test7
; CHECK: %1 = sub i8 %a, -36
; CHECK: %2 = lshr i8 %1, 2
; CHECK: %3 = shl i8 %1, 6
; CHECK-DAG: %2 = lshr i8 %1, 2
; CHECK-DAG: %3 = shl i8 %1, 6
; CHECK: %4 = or i8 %2, %3
; CHECK: switch.tableidx = {{.*}} %4
define i8 @test7(i8 %a) optsize {
@ -171,8 +171,8 @@ three:
; CHECK-LABEL: @test8
; CHECK: %1 = sub i32 %a, 97
; CHECK: %2 = lshr i32 %1, 2
; CHECK: %3 = shl i32 %1, 30
; CHECK-DAG: %2 = lshr i32 %1, 2
; CHECK-DAG: %3 = shl i32 %1, 30
; CHECK: %4 = or i32 %2, %3
; CHECK: switch i32 %4, label %def [
define i32 @test8(i32 %a) optsize {