RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Do not insert instructions before PHI nodes

Browse Source 
llvm-svn: 297141
This commit is contained in:
Krzysztof Parzyszek 2017-03-07 14:20:19 +00:00
parent 1952e5932f
commit f71862d680
2 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Hexagon/HexagonBitSimplify.cpp
View File

@ -2375,7 +2375,9 @@ bool BitSimplification::simplifyExtractLow(MachineInstr *MI,
DebugLoc DL = MI->getDebugLoc();
MachineBasicBlock &B = *MI->getParent();
unsigned NewR = MRI.createVirtualRegister(FRC);
auto MIB = BuildMI(B, MI, DL, HII.get(ExtOpc), NewR)
auto At = MI->isPHI() ? B.getFirstNonPHI()
: MachineBasicBlock::iterator(MI);
auto MIB = BuildMI(B, At, DL, HII.get(ExtOpc), NewR)
.addReg(R, 0, SR);
switch (ExtOpc) {
case Hexagon::A2_sxtb:

1
test/CodeGen/Hexagon/bit-phi.ll
View File

@ -1,4 +1,5 @@
; RUN: llc -march=hexagon < %s
; RUN: llc -march=hexagon -disable-hcp < %s
; REQUIRES: asserts
target datalayout = "e-m:e-p:32:32-i1:32-i64:64-a:0-v32:32-n16:32"