1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00

This patch fixes a Mips specific bug where

we need to generate a N64 compound relocation
R_MIPS_GPREL_32/R_MIPS_64/R_MIPS_NONE.

The bug was exposed by the SingleSourcetest case 
DuffsDevice.c.

Contributer: Jack Carter
llvm-svn: 172496
This commit is contained in:
Jack Carter 2013-01-15 01:08:02 +00:00
parent 44d6a7cbd6
commit f7f756715f
2 changed files with 44 additions and 1 deletions

View File

@ -108,7 +108,13 @@ unsigned MipsELFObjectWriter::GetRelocType(const MCValue &Target,
Type = ELF::R_MIPS_64;
break;
case FK_GPRel_4:
Type = ELF::R_MIPS_GPREL32;
if (isN64()) {
Type = setRType((unsigned)ELF::R_MIPS_GPREL32, Type);
Type = setRType2((unsigned)ELF::R_MIPS_64, Type);
Type = setRType3((unsigned)ELF::R_MIPS_NONE, Type);
}
else
Type = ELF::R_MIPS_GPREL32;
break;
case Mips::fixup_Mips_GPREL16:
Type = ELF::R_MIPS_GPREL16;

View File

@ -0,0 +1,37 @@
; RUN: llc -filetype=obj -march=mips64el -mcpu=mips64 %s -o - \
; RUN: | elf-dump --dump-section-data \
; RUN: | FileCheck %s
define i32 @test(i32 %c) nounwind {
entry:
switch i32 %c, label %sw.default [
i32 0, label %sw.bb
i32 1, label %sw.bb2
i32 2, label %sw.bb5
i32 3, label %sw.bb8
]
sw.bb:
br label %return
sw.bb2:
br label %return
sw.bb5:
br label %return
sw.bb8:
br label %return
sw.default:
br label %return
return:
%retval.0 = phi i32 [ -1, %sw.default ], [ 7, %sw.bb8 ], [ 2, %sw.bb5 ], [ 3, %sw.bb2 ], [ 1, %sw.bb ]
ret i32 %retval.0
}
; Check that the appropriate relocations were created.
; R_MIPS_GPREL32/R_MIPS_64/R_MIPS_NONE
; CHECK: (('sh_name', 0x{{[a-z0-9]+}}) # '.rela.rodata'
; CHECK: ('r_type3', 0x00)
; CHECK-NEXT: ('r_type2', 0x12)
; CHECK-NEXT: ('r_type', 0x0c)