RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

Test case for X86 LZCNT instruction selection.

Browse Source 
llvm-svn: 141652
This commit is contained in:
Craig Topper 2011-10-11 06:47:01 +00:00
parent c498c5c0e6
commit f95d9bd513
1 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
test/CodeGen/X86/lzcnt.ll Normal file
View File

@ -0,0 +1,38 @@
; RUN: llc < %s -march=x86-64 -mattr=+lzcnt | FileCheck %s
define i32 @t1(i32 %x) nounwind {
%tmp = tail call i32 @llvm.ctlz.i32( i32 %x )
ret i32 %tmp
; CHECK: t1:
; CHECK: lzcntl
}
declare i32 @llvm.ctlz.i32(i32) nounwind readnone
define i16 @t2(i16 %x) nounwind {
%tmp = tail call i16 @llvm.ctlz.i16( i16 %x )
ret i16 %tmp
; CHECK: t2:
; CHECK: lzcntw
}
declare i16 @llvm.ctlz.i16(i16) nounwind readnone
define i64 @t3(i64 %x) nounwind {
%tmp = tail call i64 @llvm.ctlz.i64( i64 %x )
ret i64 %tmp
; CHECK: t3:
; CHECK: lzcntq
}
declare i64 @llvm.ctlz.i64(i64) nounwind readnone
define i8 @t4(i8 %x) nounwind {
%tmp = tail call i8 @llvm.ctlz.i8( i8 %x )
ret i8 %tmp
; CHECK: t4:
; CHECK: lzcntw
}
declare i8 @llvm.ctlz.i8(i8) nounwind readnone