RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-25 05:52:53 +02:00
Code Issues Projects Releases Wiki Activity

Minor cleanups.

Browse Source 
llvm-svn: 166706
This commit is contained in:
Nadav Rotem 2012-10-25 18:17:48 +00:00
parent a3ca20846f
commit fead51130a
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
lib/Target/TargetTransformImpl.cpp
View File

@ -123,7 +123,7 @@ int InstructionOpcodeToISD(unsigned Opcode) {
return OpToISDTbl[Opcode - 1];
}
std::pair<unsigned, EVT>
std::pair<unsigned, EVT>
VectorTargetTransformImpl::getTypeLegalizationCost(LLVMContext &C,
EVT Ty) const {
unsigned Cost = 1;
@ -150,17 +150,17 @@ VectorTargetTransformImpl::getInstrCost(unsigned Opcode, Type *Ty1,
// Check if any of the operands are vector operands.
int ISD = InstructionOpcodeToISD(Opcode);
// Selects on vectors are actually vector selects.
if (ISD == ISD::SELECT) {
assert(Ty2 && "Ty2 must hold the select type");
if (Ty2->isVectorTy())
ISD = ISD::VSELECT;
}
// If we don't have any information about this instruction assume it costs 1.
if (ISD == 0)
return 1;
// Selects on vectors are actually vector selects.
if (ISD == ISD::SELECT) {
assert(Ty2 && "Ty2 must hold the condition type");
if (Ty2->isVectorTy())
ISD = ISD::VSELECT;
}
assert(Ty1 && "We need to have at least one type");
// From this stage we look at the legalized type.
@ -174,7 +174,7 @@ VectorTargetTransformImpl::getInstrCost(unsigned Opcode, Type *Ty1,
}
unsigned NumElem =
(LT.second.isVector() ? LT.second.getVectorNumElements() : 1);
(LT.second.isVector() ? LT.second.getVectorNumElements() : 1);
// We will probably scalarize this instruction. Assume that the cost is the
// number of the vector elements.