RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 12:12:47 +01:00
Code Issues Projects Releases Wiki Activity

Use std::vector instead of a hard-coded array. The length of that array could

Browse Source 
get *very* large, but we only need it to be the size of thenumber of pregs.

llvm-svn: 108411
This commit is contained in:
Bill Wendling 2010-07-15 05:56:32 +00:00
parent 2f23df7317
commit ffdbca76f9
2 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/CodeGen/CriticalAntiDepBreaker.cpp
View File

@ -34,6 +34,9 @@ CriticalAntiDepBreaker(MachineFunction& MFi) :
TRI(MF.getTarget().getRegisterInfo()),
AllocatableSet(TRI->getAllocatableSet(MF))
{
Classes.reserve(TRI->getNumRegs());
KillIndices.reserve(TRI->getNumRegs());
DefIndices.reserve(TRI->getNumRegs());
}
CriticalAntiDepBreaker::~CriticalAntiDepBreaker() {
@ -41,8 +44,7 @@ CriticalAntiDepBreaker::~CriticalAntiDepBreaker() {
void CriticalAntiDepBreaker::StartBlock(MachineBasicBlock *BB) {
// Clear out the register class data.
std::fill(Classes, array_endof(Classes),
static_cast<const TargetRegisterClass *>(0));
Classes.clear();
// Initialize the indices to indicate that no registers are live.
const unsigned BBSize = BB->size();

8
lib/CodeGen/CriticalAntiDepBreaker.h
View File

@ -25,6 +25,7 @@
#include "llvm/ADT/BitVector.h"
#include "llvm/ADT/SmallSet.h"
#include <map>
#include <vector>
namespace llvm {
class TargetInstrInfo;
@ -46,19 +47,18 @@ class TargetRegisterInfo;
/// corresponding value is null. If the register is live but used in
/// multiple register classes, the corresponding value is -1 casted to a
/// pointer.
const TargetRegisterClass *
Classes[TargetRegisterInfo::FirstVirtualRegister];
std::vector<const TargetRegisterClass *> Classes;
/// RegRegs - Map registers to all their references within a live range.
std::multimap<unsigned, MachineOperand *> RegRefs;
/// KillIndices - The index of the most recent kill (proceding bottom-up),
/// or ~0u if the register is not live.
unsigned KillIndices[TargetRegisterInfo::FirstVirtualRegister];
std::vector<unsigned> KillIndices;
/// DefIndices - The index of the most recent complete def (proceding bottom
/// up), or ~0u if the register is live.
unsigned DefIndices[TargetRegisterInfo::FirstVirtualRegister];
std::vector<unsigned> DefIndices;
/// KeepRegs - A set of registers which are live and cannot be changed to
/// break anti-dependencies.